

LTCC-Integrated MEMS Switches and Impedance Tuners for Field Programmable Amplifiers

by

Ehsan FALLAH NIA

MANUSCRIPT-BASED THESIS PRESENTED TO ÉCOLE DE
TECHNOLOGIE SUPÉRIEURE IN PARTIAL FULFILLMENT OF THE
DEGREE OF DOCTOR OF PHILOSOPHY
PH.D.

MONTREAL, JANUARY 21ST, 2026

ÉCOLE DE TECHNOLOGIE SUPÉRIEURE
UNIVERSITÉ DU QUÉBEC

© Copyright Ehsan Fallah Nia 2026

© Copyright reserved

It is forbidden to reproduce, save or share the content of this document either in whole or in parts. The reader who wishes to print or save this document on any media must first get the permission of the author.

**BOARD OF EXAMINERS
(THESIS PH.D.)**

**THIS THESIS HAS BEEN EVALUATED
BY THE FOLLOWING BOARD OF EXAMINERS**

Mr. Ammar B. Kouki, Thesis Supervisor
Electrical Engineering department at École de technologie supérieure

Mr. Ricardo Zednik, President of the Board of Examiners
Mechanical Engineering department at École de technologie supérieure

Mr. Frédéric Nabki, Member of the jury
Electrical Engineering department at École de technologie supérieure

Mr. Paul-Vahé Cicek, External Evaluator
Computer Science department at UQAM - Université du Québec à Montréal

**THIS THESIS WAS PRESENTED AND DEFENDED
IN THE PRESENCE OF A BOARD OF EXAMINERS AND PUBLIC
JANUARY 19TH, 2026
AT ÉCOLE DE TECHNOLOGIE SUPÉRIEURE**

ACKNOWLEDGMENTS

I would like to express my thanks to many people without whom this work would not have been the same. First, I would like to express my sincere gratitude to my advisor Prof. Ammar Kouki for the support of my study. My sincere thanks also go to Normand Gravel and Mustapha Belhadj, our laboratory technicians, who were always ready to support and spent uncountable time on fabrication of my circuits and provided technical, administrative and IT supports. Finally, it is a pleasure to thank my parents and my sister for their supports to complete my Ph.D.

Commutateurs MEMS et accordeurs d'impédance intégrés LTCC pour amplificateurs programmables sur site

Ehsan FALLAH NIA

RÉSUMÉ

La conception d'un amplificateur micro-ondes programmable sur site (FPMA), objectif principal de cette thèse, répond au besoin des systèmes de communication sans fil de disposer de circuits reprogrammables matériellement sans circuits redondants. Ces circuits doivent pouvoir fonctionner dans des bandes de fréquences larges tout en conservant un encombrement minimal. Pour atteindre ces objectifs, un nouveau procédé de fabrication utilisant les technologies de céramique cuite à basse température (LTCC) et de systèmes microélectromécaniques (RF-MEMS) a été développé. Ce procédé monolithique permet de fabriquer des dispositifs MEMS sur des substrats LTCC fonctionnels. L'exploitation des fonctionnalités des LTCC et la possibilité de fabriquer et d'aligner des circuits MEMS sur des circuits RF et DC intégrés dans les LTCC ont ouvert la voie à une nouvelle conception d'amplificateurs micro-ondes reconfigurables. À cette fin, et pour démontrer la faisabilité du procédé présenté, deux conceptions pour les bandes basses (3-5 GHz) et hautes (5-8 GHz) sont proposées. Grâce à de nouvelles conceptions monolithiques, des accordeurs d'impédance DMTL intégrés sont fabriqués simultanément avec des composants MEMS de surface et un renifleur intégré, afin de former un amplificateur micro-ondes reconfigurable. Le FPMA est fabriqué en cascade : des réflectomètres intégrés sont placés à l'entrée du DMTL pour détecter le γ d'entrée approprié du transistor et lui envoyer les données afin de choisir la meilleure combinaison de commutation pour l'adaptation de fréquence sur toute la bande. Les modules fabriqués permettent l'adaptation d'impédance avec un gain d'entrée maximal tout en minimisant les pertes dues au diélectrique et aux conducteurs. Les conceptions proposées permettent une adaptation d'impédance continue grâce à l'interaction entre le DMTL et les renifleurs intégrés, tout en maintenant un encombrement total du module aussi réduit que possible par rapport aux travaux disponibles dans la littérature.

Mots clés : RF-MEMS, procédé monolithique, LTCC, réflectomètre renifleur, DMTL, amplificateur reconfigurable

LTCC-Integrated MEMS Switches and Impedance Tuners for Field Programmable Amplifiers

Ehsan FALLAH NIA

ABSTRACT

Designing a Field Programmable Microwave amplifier (FPMA) as the main objective of the present thesis is derived from the need in wireless communication systems to have circuits which are able to be reprogrammed in hardware without redundant circuits. Such circuits should be able to operate in wide-band frequency ranges while their total footprints kept as small as possible. To realize these objectives, a novel fabrication process using Low Temperature Co-Fired Ceramic (LTCC) and RF-MEMS (Microelectromechanical systems) technologies is developed as a published paper which uses a monolithic process to fabricate MEMS devices on top of functional LTCC substrates. Leveraging the functionality of LTCC and being able to fabricate and align MEMS circuit on top of embedded RF and DC circuits inside the LTCC, opened a path to provide a new design for reconfigurable microwave amplifiers. To this end, and to demonstrate the capability of the presented process, two design for low (3-5 GHz) and high bands (5-8 GHz) are proposed. Using the novel monolithic designs, embedded DMTL impedance tuners are fabricated in a simultaneous process with surface MEMS devices and an embedded sniffer to have a reconfigurable microwave amplifier. Designed FPMA is fabricated in a cascade form where embedded reflectometers are placed at the input of DMTL to detect proper input gamma of the transistor and send the data to DMTL to choose the best switching combination for frequency matching over the entire band. Fabricated modules are able to do the impedance matching with maximum input gain considering minimum losses that are derived from dielectric and conductors. Proposed designs are able to continuously do the impedance matching using the interaction between DMTL and embedded sniffers while total footprint of the module is kept as small as possible compared to the available works in the literature.

Keywords: RF-MEMS, Monolithic process, LTCC, sniffer reflectometer, DMTL, reconfigurable amplifier

TABLE OF CONTENTS

	Page
INTRODUCTION	1
0.1 Background and motivation.....	1
0.2 Problem statement.....	1
0.3 Thesis objectives.....	2
0.4 Thesis organization.....	3
CHAPTER 1 LITERATURE REVIEW	5
1.1 Introduction.....	5
1.2 Reconfigurable and adaptive microwave systems	6
1.2.1 Front-ends amplifier architectures	7
1.3 Impedance matching techniques.....	8
1.4 RF-MEMS technology.....	9
1.5 RF-MEMS impedance tuners	10
1.6 LTCC technology and the novelties in integration of MEMS and microwave circuits.....	11
1.7 Summary and structure of the thesis.....	12
CHAPTER 2 A MONOLITHIC LTCC-MEMS MICROFABRICATION PROCESS	15
2.1 Introduction.....	16
2.2 Proposed monolithic process	18
2.2.1 Process overview	18
2.2.2 Phase I: Functional LTCC Substrate.....	19
2.2.3 Phase II: Adapted MEMS on LTCC Process.....	20
2.3 Application to the design and fabrication of MEMS capacitive switches	28
2.4 Result and discussion.....	31
2.5 Conclusion	35
CHAPTER 3 CERAMICS FOR MICROELECTROMECHANICAL SYSTEMS APPLICATIONS: A REVIEW.....	37
3.1 Introduction.....	38
3.2 Ceramic Materials and Their Properties	41
3.3 Ceramic Manufacturing Technologies.....	42
3.3.1 Additive Manufacturing Technologies	46
3.3.2 Non-Additive Manufacturing Technologies	53
3.4 Use of Ceramics in MEMS-Based Systems.....	55
3.4.1 Alumina-Based MEMS Devices and Systems.....	55
3.4.2 Zirconia-Based MEMS Devices and Systems	60
3.4.3 Aluminum Nitride-Based MEMS Devices and Systems.....	63
3.4.4 Silicon Nitride-Based MEMS Devices and Systems	66
3.4.5 LTCC-Based MEMS Devices and Systems	68

3.5	Conclusion	73
CHAPTER 4 Compact LTCC-Integrated Fully Decoupled Biasing for Wireless Sensors		
4.1	Introduction.....	75
4.2	Design and Simulation of the proposed Bias-tee.....	77
4.2.1	Design of the Bias-tee and its key embedded components.....	78
4.2.2	EM simulation of the bias-tee module based on the designed parameters.....	78
4.3	Fabrication process of the bias-tee module.....	79
4.4	Fabrication measurement results and discussion	81
4.5	Conclusion	83
CHAPTER 5 Field Programmable Frequency Agile Microwave Amplifier based on Monolithic LTCC-MEMS Process		
5.1	Introduction.....	86
5.2	Design and simulation of FPMA main units.....	89
5.2.1	MEMS capacitive switch design.....	90
5.2.2	DMTL designs and simulations for LB and HB.....	90
5.2.3	Embedded 4-port Sniffers design and simulation for LB and HB.....	95
5.3	Fabrication and integration process of FPMA	99
5.4	Measurement results of FPMA module and discussion.....	101
5.4.1	Two-port measurements and results of DMTL impedance tuners.....	102
5.4.2	Four-port measurements and results of Sniffers	104
5.4.3	Four-port measurements and results of FPMA	105
5.5	Conclusion	109
CONCLUSIONS AND RECOMMENDATIONS		111
LIST OF REFERENCES		115

LIST OF TABLES

	Page
Table 2.1	Shrinkage Ratio Before and After Sintering and Polishing24
Table 2.2	Comparison between other related works with the monolithic process in this paper27
Table 3.1	Frequently used ceramic materials for MEMS and their properties42
Table 3.2	Application of different ceramics in three different categories for MEMS70
Table 5.1	DMTL parameters and their values in up and down states91
Table 5.2	Comparison of other works reported in literature with current work.....109

LIST OF FIGURES

		Page
Figure 1.1	RF front-end receiver and transmitter chains	8
Figure 1.2	Capacitive and contact MEMS switches	10
Figure 2.1	Functional LTCC substrates embedded with different components; (a) polished with only vias available for MEMS fabrication (b) anticipated final circuit with MEMS devices, active and passive components on the surface	21
Figure 2.2	Sintered entire LTCC sample (a) before polishing (b) after polishing (c) with zoomed views at 20X and 50X before polishing and (d) with zoomed views at 20X and 50X after polishing. (e) AFM image before Polishing and (f) after polishing	23
Figure 2.3	LTCC tile dimensions (a) after stacking (b) after sintering	23
Figure 2.4	Evolution of vias and distances (a) before sintering to (b) sintered and polished substrate	24
Figure 2.5	Anisotropic nature of the shrinkage in a tile of LTCC in different locations before remapping adjustments (Green Circles represents captured fabricated vias, Purple Circles are initial design layouts). (a) Less than 50 μm via to via Center shift (b) around 120 μm via to via center shift (c) Shrinkage distribution in a part of the sample	25
Figure 2.6	Monolithic LTCC-MEMS process block diagram	26
Figure 2.7	3D schematic of functional LTCC substrate with buried layers	28
Figure 2.8	X-Ray Image of buried layers and Vias inside LTCC	30
Figure 2.9	Misalignment between LTCC and MEMS fabrication	31
Figure 2.10	Microfabrication process of Capacitive MEMS switch on LTCC	31
Figure 2.11	(a) Full View of the Fabricated MEMS device on top of LTCC substrate (b) Zoomed view of the capacitive switch (c) SEM image of the switch	32
Figure 2.12	Switching time measurement setup	33
Figure 2.13	Measured S-parameters in the up and down states	33
Figure 2.14	Measured Capacitance at 10 GHz in two states	34

Figure 2.15	C-V curve with varying voltage	35
Figure 2.16	Switching Time, (a) Up to down (b) Down to up	35
Figure 3.1	Conventional manufacturing of ceramics from beginning to final product	44
Figure 3.2	Different types of additive manufacturing and their techniques based on ISO classification	44
Figure 3.3	AM approaches for Si ₃ N ₄ manufacturing: (A) SLS/SLM; (B) SLA; (C) LIS; (D) DLP, LCD; (E) DIW; (F) FDM; (G) BJ; (H) 3D printing (3DP); (I) LOM	45
Figure 3.4	Five different 3D-printing techniques: Digital Light Processing (DLP), material jetting (MJ), Stereolithography (SLA), Fused Deposition Modeling (FDM), Direct Ink Writing (DIW).....	45
Figure 3.5	Microstructure of (a) monolithic (b) multi-structure of fabrication	47
Figure 3.6	Shrinkage rate of the sintered ceramic with different sintering materials content, (a) (TiO ₂) on top, (b) (CaCO ₃) on left and (c) (MgO) on right in all direction (X direction in black, Y direction in red and Z direction in blue), direct lines indicate the shrinkage before adding materials	47
Figure 3.7	DLP technique for AlN 3D manufacturing	48
Figure 3.8	Laser power and velocity variation effect on surface morphology of zirconia sample.....	49
Figure 3.9	Preheat temperature effect on sample cracks	50
Figure 3.10	LTCC substrate and surface metallization by MJ technique.....	51
Figure 3.11	Machine for (a) flat and (b) curve printing of LTCC	51
Figure 3.12	Microstrip patch antenna and RF measurements including S ₁₁ , VSWR, and gain. (a) 3D perspective of the circuit (b) fabricated circuit (c) S ₁₁ simulation and measurement (d) VSWR simulation (e) gain and efficiency (f) 3D radiation.....	52
Figure 3.13	Fabricated curve LTCC with metallization on top by MJ technique. (a) fabricated curved LTCC (b) schematic diagram of the curved surface (c) shrinkage circuit after sintering with side views	52
Figure 3.14	LTCC powder-preparation steps	53

Figure 3.15	LTCC slurry and tape preparation.....	54
Figure 3.16	(a–i) Fabrication process of Pt film, (j) overall view of the sensor, (k) zoomed view of the sensitive area. Performance of the sensor on the right (resistance variation vs. temperature).....	56
Figure 3.17	Fabrication process of AR lens (a) fabrication steps of AR lens, (b) polished surface of the curved aluminum (c) nanoporous alumina on curved aluminum (d) final optical image of the lens (left), AR lens vs. normal one comparison (top right), (a) AR lens on a yellow light, (b) nanopillars created by anodization of aluminum (bottom right).....	57
Figure 3.18	Alumina membrane gas sensor fabrication process (left), gas sensor under test in different temperatures (a–c) Si ₃ N ₄ and (d–f) Al ₂ O ₃ μ HP (right).....	58
Figure 3.19	Fabricated bridge sealed with Alumina and silicon nitride (left). Measured S-parameters (right).....	59
Figure 3.20	Fabricated alumina nanopores with high aspect ratio (a) Two-step anodization process. (b) Cu seed layer deposition process. (c) Photoresist spin coating process. (d) Photolithography and patterning processes. (e) Cu electroplating process. (f) Removal of photoresist. (g) Etching of cu seed layer. (h) Etching of AAO membrane (left). Thin film packaging using glow discharge (center) and fabricated view from top illustrating anode and cathode metals (a) top view (b) SEM image (right).....	59
Figure 3.21	Flip-chip assembly on zirconia-silicate.....	61
Figure 3.22	Fabricated flexible solar cell.....	61
Figure 3.23	Fabrication process of micro-thruster.....	62
Figure 3.24	Ammonia sensor and readout circuit (left), fabricated circuit (center), measured results of the sensor (right).....	62
Figure 3.25	Polishing machine (left), gaps found on the surface of AlN after polishing (right).....	64
Figure 3.26	(a)A PMUT device top view (b) cross section with different layers including AlN piezo layer.....	65
Figure 3.27	Different types of PMUT devices in arrays, (a) top view of a PMUT device, (b) arrays of PMUTs 3Ddesign, (c) top view of arrays of PMUTs, (d) dimensions of PMUT arrays as a MEMS chip on CMOS device.....	65

Figure 3.28	(a) A 3D view of AlN lamb wave resonator, (b) cross-section of AlN BAW resonator, (c) cross section of resonator with centered anchor, (d) cross section of a conventional lamb wave resonator	65
Figure 3.29	SEM image of the fabricated optical 3×1 switch with zoom views and dimensions, (a) fabricated device top view; (b) mechanical stopper gap; (c) switching actuator gap; (d) air gap of the gap closing actuator; (e) air gap closing interface; and (f) etch profile of the optical stack.	67
Figure 3.30	Silicon Nitride sealing fabrication process.....	68
Figure 3.31	LTCC layers with embedded vias, cavities, and metallization as active substrate: (left) polished surface with vias on top, (right) active component and MEMS devices on top after final monolithic fabrication	71
Figure 3.32	Fabricated capacitive MEMS switch with LTCC MEMS monolithic process, (a) Top image of the fabricated switch, (b) enlarged view (c) SEM image (left) LTCC-MEMS process flow (right)	71
Figure 3.33	Cavities and via holes acting as a fluidic system for sensing application with embedded sensor	72
Figure 3.34	Fabricated cantilever with LTCC ceramic materials (left) LTCC hotplate (right).....	72
Figure 3.35	LTCC humidity sensors made of different LTCC ceramic materials	72
Figure 4.1	(a) Conventional bias-tee circuit (b) integrated bias-tee with sensor component	77
Figure 4.2	3D view of the bias-tee module.....	79
Figure 4.3	EM full-wave simulation of the bias-tee module	79
Figure 4.4	Fabricated bias-tee from Top view.....	80
Figure 4.5	(a) X-ray top view of the hole tile with multiple bias-tee modules, (b) Zoomed view of a bias-tee from top, (c) Angle view of the bias-tee with vertical vias connections	81
Figure 4.6	Measurement of the bias-tee module using three GSG probes	82
Figure 4.7	Measured S-parameters of the bias-tee module	83
Figure 5.1	Block diagram of FPMA	89
Figure 5.2	DMTL unit cell equivalent model	91

Figure 5.3	3D schematic of DMTLS, (a) LB, (b) HB designs	92
Figure 5.4	Full-Wave simulation S-parameter simulation of DMTLS, (a) LB, (b) HB when all switches are at up-state.....	94
Figure 5.5	Full-Wave simulation Smith chart coverage of DMTLS, (a) LB, (b) HB designs	95
Figure 5.6	Four-port reflectometer configuration.....	96
Figure 5.7	3D schematic of the LB sniffer, (b) Full wave simulations	98
Figure 5.8	3D schematic of the HB sniffer, (b) Full wave simulations	99
Figure 5.9	Fabricated FPMA for LB and HB, (a) LB and (b)HB design highlighted in yellow in the tile.....	100
Figure 5.10	Single units for measurement validation highlighted in green area on the tile, (a) LB Sniffer, (b) HB Sniffer, (c) LB DMTL tuner, (d) HB DMTL tuner, (e) Capacitive MEMS switch	101
Figure 5.11	Fabricated LTCC tile mounted on control system PCB.....	102
Figure 5.12.	Measured S-parameters for (a) LB and (b) HB DMTL tuners.....	103
Figure 5.13	Measured smith chart coverages of LB and HB DMTLS.....	104
Figure 5.14	Measured S-parameter of (a) HB reflectometer (b) LB reflectometer	105
Figure 5.15	Measured Gamma seen from tuner: VNA (blue) vs sniffer (red), 4GHz for LB (left) and 7GHz for HB (right)	106
Figure 5.16	Maximum stable gains and return loss of (a)LB and (b)HB designs	107

LIST OF ABBREVIATIONS AND ACRONYMS

3D	3 Dimensional
3DP	Three-Dimensional Printing
5G	Fifth Generation (wireless communication standard)
6G	Sixth Generation (wireless communication standard)
AAO	Anodic Aluminum Oxide
AFM	Atomic Force Microscopy
ALD	Atomic Layer Deposition
AM	Additive Manufacturing
BAW	Bulk Acoustic Wave
BJ	Binder Jetting
CMOS	Complementary Metal Oxide Semiconductor
CMP	Chemical Mechanical Polishing
CMUT	Capacitive Micromachined Ultrasonic Transducer
CPD	Critical Point Drying
CPW	Coplanar Waveguide
CTE	Coefficient of Thermal Expansion
CVD	Chemical Vapor Deposition
DI	Deionized (water)
DIW	Direct Ink Writing
DLP	Digital Light Processing
DMTL	Distributed MEMS Transmission Line
DXF	Drawing Exchange Format (AutoCAD file format)
FDM	Fused Deposition Modeling

XXII

FET	Field Effect Transistor
FPMA	Field Programmable Microwave Amplifier
GSG	Ground Signal Ground
HB	Higher Band
IPA	Isopropyl Alcohol
ISO	International Organization for Standardization
LB	Lower Band
LCD	Liquid Crystal Display
LED	Light Emitting Diode
LIS	Laser Induced Structuring
LNA	Low Noise Amplifier
LOM	Laminated Object Manufacturing
LTCC	Low Temperature Co Fired Ceramics
MEMS	MicroElectroMechanicalSystems
MIM	Metal Insulator Metal (capacitor structure)
MJ	Material Jetting
MMIC	Monolithic Microwave Integrated Circuit
MOEMS	Micro Opto-Electromechanical Systems
PA	Power Amplifier
PAS	Pulsed Argon Laser Sintering
PCB	Printed Circuit Board
PDMS	Polydimethylsiloxane
PECVD	Plasma Enhanced Chemical Vapor Deposition
PIN	Positive Intrinsic Negative (semiconductor diode structure)

PLAS	Pulsed Laser Assisted Sintering
PMUT	Piezoelectric Micromachined Ultrasonic Transducer
PNA	Performance Network Analyzer (Keysight's advanced VNA family)
PVD	Physical Vapor Deposition
PZT	Lead Zirconate Titanate
RF	Radio Frequency
RH	Relative Humidity
RIE	Reactive Ion Etching
RPM	Round Per Minute
SAW	Surface Acoustic Wave
SCPLAS	Single Crystal Pulsed Laser Assisted Sintering
SEM	Scanning Electron Microscope
SLA	Stereolithography
SLM	Selective Laser Melting
SLS	Selective Laser Sintering
SOI	Silicon on Insulator
SOLT	Short Open Load Thru (calibration method)
TRL	Thru Reflect Line (calibration method)
VNA	Vector Network Analyzer
VSWR	Voltage Standing Wave Ratio
YSZ	Yttria Stabilized Zirconia
ϵ_0	Vacuum permittivity
ϵ_r	Relative permittivity
ϵ_{eff}	Effective dielectric constant

XXIV

Z_0	Characteristic impedance
E_L	Electrical length
Z_L	Load Impedance
Z_{in}	Input impedance
λ	Wavelength
β	Propagation constant
α	Attenuation constant
Γ	Reflection coefficient
Γ_L	Load Reflection coefficient
$\text{Tan } \delta$	Dielectric tangent loss

INTRODUCTION

0.1 Background and motivation

The increasing demand for reconfigurable and adaptive microwave systems in communication, sensing, and defense applications has driven the development of tunable RF front-ends. Traditional fixed-design microwave amplifiers are limited in handling variations in load impedance, frequency spectrum, and environmental conditions. This limitation motivates the need for Field-Programmable Microwave Amplifiers (FPMA) that can dynamically adapt to operating conditions in real-time. There are several works on implementing FPMA using semiconductor switches, but limited bandwidth is achievable.

RF MEMS (Micro-Electro-Mechanical Systems) technology has emerged as a promising solution for implementing highly linear, low-loss, and reconfigurable microwave circuits. In particular, Distributed MEMS Transmission Line (DMTL) tuners offer wide tuning ranges with excellent power handling. Different substrates and packaging technologies with silicon-based, glass and quartz materials are reported for DMTL matching network designs to be implemented on FPMA. Meanwhile, Low Temperature Co-Fired Ceramic (LTCC) technology provides a compact, multilayer substrate platform that allows RF and DC lines to be buried, reducing parasitics, improving reliability, and enabling heterogeneous integration.

The combination of LTCC substrates with MEMS devices on top creates a powerful platform for realizing compact and functional microwave subsystems.

In this work, LTCC is used not only as a packaging medium but also as a functional substrate, embedding bias networks, RF distribution, and sensing elements directly into the multilayer ceramic.

0.2 Problem statement

Despite significant advances in implementing FPMAs, the integration of real-time adaptive matching within microwave amplifiers remains a challenge. Current solutions face several limitations:

- **RF semiconductor switches** suffer from high power consumption, more losses and larger footprints.
- **Conventional tuners** are bulky and difficult to embed in compact amplifier modules.
- **Adaptive matching techniques** often rely on external circuitry, increasing complexity and power consumption.

There is a clear need for a compact, embedded, and intelligent tuning solution that can dynamically adjust amplifier input matching without degrading RF performance.

This thesis addresses the problem by developing a field-programmable microwave amplifier architecture that leverages MEMS DMTL tuners fabricated on LTCC substrates. The LTCC not only hosts the RF and DC lines but also incorporates a buried sniffer circuit capable of measuring input impedance in real time. This feedback mechanism enables the tuner to automatically adjust and achieve optimal input matching for the amplifier.

0.3 Thesis objectives

The primary objective of this thesis is to design, fabricate, and demonstrate a field-programmable microwave amplifier using MEMS-based DMTL tuners integrated with LTCC technology. The specific goals are:

- 1. Design of MEMS DMTL Tuners**
 - Develop MEMS-based distributed transmission line tuners with wide tuning range and low insertion loss.
- 2. Integration with LTCC Substrate**
 - Utilize LTCC as a functional substrate to embed RF and DC bias lines, minimizing parasitics and improving reliability.
- 3. Development of Buried Sniffer Circuits**
 - Design and implement a sniffer circuit in LTCC to measure input impedance and provide real-time feedback.
- 4. Implementation of Adaptive Matching**
 - Demonstrate automatic reconfiguration of the amplifier's input matching using MEMS DMTL tuning.

5. Experimental Validation

- Fabricate and characterize the integrated system, verifying performance improvements in terms of gain, matching, and reconfigurability.

0.4 Thesis organization

The thesis format is organized as a paper-based thesis that includes four papers which address different aspects of MEMS and LTCC integration and the final goal of the thesis to implement the FPMA using monolithic LTCC-MEMS process. there are six chapters including the literature survey, four published/submitted papers following the conclusion of the thesis and are as follows:

- Chapter 1 introduces the background, and related works.
- Chapter 2 presents a paper published in IEEE JMEMS: “A Monolithic LTCC-MEMS Microfabrication Process”
- Chapter 3 presents a paper published in MDPI Micromachines: “Ceramics for Microelectromechanical Systems Applications: A Review”
- Chapter 4 presents a paper published in IEEE SENSORS conference: “Compact LTCC-Integrated Fully Decoupled Biasing for Wireless Sensors”.
- Chapter 5 presents a paper to be submitted to IEEE MTT journal: “Field Programmable Frequency Agile Microwave Amplifier Using LTCC-MEMS Process”.
- Chapter 6 concludes the thesis, summarizing the main contributions and outlining potential directions for future research.

CHAPTER 1

LITERATURE REVIEW

1.1 Introduction

The development of modern microwave systems has increasingly gained weight toward reconfigurability as a requirement for next-generation wireless communication, radar, and sensing systems. Conventional non-reconfigurable wireless systems, while adequate in narrowband applications, are limited when operating in wideband applications or under varying load conditions. To this end, comprehensive research on tunable and reconfigurable subsystems, specially in impedance matching networks and specifically for amplifiers, where performance is highly dependent on load and source conditions has been done.

To illustrate the present work, this chapter illustrates reviews of essential key units and their related context that enable field-programmable microwave amplifiers. Present chapter is organized as follow : (i) reconfigurable Radio Frequency (RF) and microwave system as the big picture to have an understanding as system level overview, (ii) then it is more focused on reconfigurable amplifiers and afterwards (iii) conventional matching techniques for different types of amplifiers are studied and then (iv) the need for a novel technology as Micro Electromechanical Systems (MEMS) and RF-MEMS switches and their role in reconfigurable tuners are explained. (v) RF-MEMS impedance tuners and their different architectures are explained with their advantage and disadvantages to narrow the path for the main goal of this work. (vi) integration between microwave amplifiers and RF-MEMS tuners are explained and based on the shortcomings that exists in the literature, (vii) a functional multi-layer layer substrate as LTCC is introduced to implement the reconfigurable microwave amplifier as a compact monolithically fabricated module.

1.2 Reconfigurable and adaptive microwave systems

In the past decades, reconfigurable microwave systems have gained weight, based on the growing demands for modern wireless communication, radar, and sensing applications. Unlike conventional circuits that are limited to a fixed hardware design, these systems can actively adjust their hardware functionality like: operating frequency range, bandwidth, gain, or linearity—in real time. This flexibility allows them to adapt a variety of applications or any system requirements (Sang et al., 2023). Such adaptability is indeed important for microwave systems that require multi-standard communication, dynamic spectrum access, and cognitive radio, where a single device often must handle several frequency bands efficiently. Among the reconfigurable microwave systems, antennas, filters, phase shifters and most importantly amplifiers are essential units in a front-end receiver or transmitter chain. In order to implement such systems, researchers have explored a variety of techniques and technologies to achieve this level of reconfigurability:

- **Semiconductor switches:** By using PIN diodes, varactors, or FET switches as common RF switches to switch quickly between different bands. Their main drawback is that they consume considerable power and can add unwanted losses and nonlinear effects (Nguyen et al., 2023).
- **Material-based tuning:** taking advantages of materials properties whose dielectric values can change under any voltage biasing, or their shape affect the path of an RF line. Examples include liquid metals, liquid crystals, or phase-change materials (Martin et al., 2002).
- **RF MEMS devices:** MEMS devices and sub-systems are growing in past decades for wireless communication and offer excellent linearity and very low signal loss, which makes them attractive for high-performance microwave systems. On the other hand, the disadvantages are that they still face challenges such as packaging issues and delicacy for harsh environments and are sensitive to mechanical and thermal stresses.

Although in recent years there are huge improvements to address these issues, and they illustrate promising performance (McFeetors & Okoniewski, 2004).

1.2.1 Front-ends amplifier architectures

As it is mentioned in the previous section, an essential part in a front-end receiver or transmitter is microwave amplifiers (Figure 1.1). Two of them that are critical units, are power amplifiers in transmitters and low noise amplifiers in receivers.

- **Power Amplifiers (PAs):** Reconfigurable power amplifiers offer the ability to adapt output power, efficiency, and linearity, all of which are key for supporting high data-rate communication while managing energy consumption. Solutions such as tunable matching networks, implemented with varactors or MEMS switches, have shown strong potential in sustaining optimal performance across wide frequency bands.
- **Low-Noise Amplifiers (LNAs):** LNAs enable multi-band operation, which plays a key role in improving receiver sensitivity within adaptive front-end architecture.

Designs that employ switched transistor arrays, adaptive biasing methods, or MEMS-based impedance tuning have demonstrated strong potential for achieving both frequency agility and flexible gain control. To elaborate more about tuning ability of these devices, first, impedance matching technique is introduced in the next section and then different technologies involved in impedance tuning is explored.




Figure 1.1 RF front-end receiver and transmitter chains

Taken from Michailidis et al. (2025)

1.3 Impedance matching techniques

Impedance matching is an essential technique to deliver maximum power transfer and mitigate losses across a microwave amplifier at a designated frequency. Conventional matching techniques rely on lumped-element networks (L, π , or T configurations), which are properly developed for narrowband applications due to their simple structure and implementation (Mingo, Valdovinos, Crespo, Navarro, & Garcia, 2004). However, as operational frequencies increase into the microwave and mmWave domains, wide-band distributed matching circuits such as quarter-wave transformers and stub tuners are often preferred because of their higher power handling and wider matching abilities (Calabrese et al., 2020). To this end and to enable wideband impedance matching, variety of techniques have been proposed and studied in recent years. Multi-section quarter-wave transformers and tapered transmission lines can deliver broadband performance, though they come at the cost of increased physical length. In recent years, artificial intelligence techniques, including genetic algorithms and machine learning, have been introduced to help the design of refined and optimized wideband matching circuits, delivering higher flexibility for systems that must operate across multiple frequency bands. (Monika, Uchariya, Ranjan, & Kumar, 2025).

When both compactness and wideband operation is needed, reconfigurability of matching networks become critical. Utilizing conventional matching circuits like lumped and stub matching if required for wideband, require extensive space which is not suitable for miniaturizing purposes. On the other hand, efficient operation while saving energy for today's wireless systems are essential. To address these issues and prevent configurations that occupy large amounts of space while consuming more power, newly emerge technology like MEMS can play an important role to respond to the requirements. To fulfill this purpose, in the next section, RF-MEMS technology for implementing into the impedance matching circuits are elaborated

1.4 RF-MEMS technology

Most important RF-MEMS devices are MEMS phase shifters, MEMS capacitors and inductors, MEMS filters and especially MEMS switches. There are mainly two different types of RF-MEMS switches that are being used in microwave circuits: (i) Contact and (ii) Capacitive switches. The contact ones are usually acting like an open circuit when the switch is in the up-state, and no actuation voltage is applied. When the actuation voltage is applied, the switch will change position to down-state and acts like a short circuit when metal to metal contact is reached. Ideally, contact switches have very high isolation in the up-state position and have nearly zero insertion loss in the down-state condition. MEMS contact switches usually operate between 1 to 40-GHz applications. They have very high isolation, around -40 dB to -50 dB at lower frequencies and increasing to -30 to -40 dB at 20 GHz and higher. In the down-state position, they have very low insertion loss, around -0.1 to -0.2 dB at 0.1 to 40 GHz. Capacitive switches are usually mounted on a Coplanar Waveguide (CPW) where anchors are placed at ground planes and switch membrane is suspended on top of the signal line with a thin dielectric layer on top of it as capacitance area. When an actuation voltage is applied between the membrane and the ground, switch will drop to down-state and high isolation (more than -20 dB at 10–60 GHz) nearly to infinite will happen in an ideal condition at its resonance frequency and lower values on lower frequencies (Rebeiz & Tan, 2003).




Figure 1.2 Capacitive and contact MEMS switches

Taken from Lysenko et al. (2018)

In up-state, shunt switches usually have very small insertion losses (-0.04 to -0.1 dB at 5–50 GHz). Capacitive switches performance is mostly greater for higher frequencies (5–100 GHz). Also, they may have higher power handling in high power applications like power amplifiers for matching purposes. In Figure 1.2, a MEMS shunt switch and a contact cantilever switch form front view can be seen.

1.5 RF-MEMS impedance tuners

Wide-band matching ability requires components that maintain compact footprints and operate efficiently. Impedance tuners using lumped elements and semiconductor switches usually operates at narrow band applications and as it is mentioned in previous sections, to cover wider bands, substantial space occupation is needed. RF-MEMS impedance tuners on the other hands have the feature to cover a wideband while less space is needed for the entire matching unit. Stub-matching using RF-MEMS contact switches is one of the configurations for such impedance tuners. Although it consumes nearly zero power, still it occupies considerable space. Regarding this issue, Distributed MEMS Transmission Line (DMTL) impedance tuners using capacitive mems switches along a CPW line is developed. Using this MEMS tuner and considering number of the MEMS switches to be N , by enabling 2^N bit combinations on the tuner, a wide range matching area can be achieved. each DMTL tuner dimension comparing to a stub matching tuner is substantial reduced while the coverage and the wideband matching ability is increased. There are several works reporting on DMTL design and their potential to be used for impedance matching in microwave amplifiers are detailed.

Some of the works are focused on increasing bandwidth while others are focused on power handling (Lu, Katehi, & Peroulis, 2005). In (Domingue, Kouki, & Mansour, 2009) a DMTL is connected to a transistor and matching ability is examined from 3.5 to 9 GHz and the tuner is able to reach maximum stable gain in different frequencies in a wide range. All these tuners are fabricated on top of a non-functional substrate like silicon and glass, and further assembly and integration is needed for cascading DMTL units into a microwave amplifier. Post processing fabrications is always complex and costly and may affect performance of the tuner. Consequently, a proper solution is required to respond the mentioned shortcoming. In the following section a solution using a 3D functional ceramic substrate called LTCC is introduced and elaborated.

1.6 LTCC technology and the novelties in integration of MEMS and microwave circuits

Low Temperature Co-Fired Ceramics (LTCC) are a promising platform for the integration of a wide range of MEMS devices, including sensors, microfluidic systems, and switches. Owing to their layer-by-layer fabrication process, LTCC structures can serve multiple roles: as a packaging medium, as a substrate with embedded passive components, or even as standalone miniaturized devices.

When used as a substrate, LTCC produced by conventional methods often requires surface planarization before MEMS processing. The Co-fired LTCC surface typically exhibits high roughness, which must be reduced to the nanometer scale to enable reliable microfabrication. Several studies have addressed this issue, reporting solutions based on chemical–mechanical polishing (CMP). In such approaches, CMP machines equipped with nanometer-sized abrasive slurry not only minimize surface roughness but also improve overall flatness. As a non-functional substrate, LTCC—similar to other ceramic materials, silicon, and glass—can be used directly for surface microfabrication. For instance, RF-MEMS switches have been fabricated on polished LTCC substrates (Buttiglione et al., 2008).

In addition to acting as a passive substrate, LTCC can be designed as a functional platform with embedded metallization for DC or RF routing, cavity formation, and vertical via interconnections. Numerous works report the hybrid integration of MEMS chips with functional LTCC, where chip contact pads are bonded to LTCC vias. A notable advance in this direction is the monolithic LTCC-MEMS process (E. Fallahnia & Kouki, 2023), where MEMS devices and LTCC structures are fabricated simultaneously. This eliminates the need for complex post-processing steps, such as alignment and bonding, which are required in processes like CMOS-MEMS integration. Challenges inherent to LTCC, such as surface roughness and dimensional shrinkage in all three axes, have been addressed through tailored polishing methods and design compensations, enabling misalignments of only a few microns. To validate the feasibility of this approach, a capacitive RF-MEMS switch was successfully fabricated on an LTCC substrate with embedded RF and DC lines. The device demonstrated competitive RF performance comparable to low-loss switches reported in the literature. By exploiting the mentioned monolithic process, it is possible to develop a reconfigurable microwave amplifier in a compact design with a wideband coverage while avoiding complexity in the process of fabrication and maintain the performance of the impedance matching units.

1.7 Summary and structure of the thesis

In the literature review section, the importance of reconfigurable microwave units, specially for microwave amplifiers are extensively explored. Conventional technologies in developing reconfigurable amplifiers are explained and solutions using recent technologies to address current issues are reported. As the current thesis is a paper-based thesis structure, the following sections are divided into four papers which addresses different aspects of the technologies and approaches which are used to reach a solution for a full reconfigurable microwave amplifier. In chapter 2, a novel monolithic LTCC-MEMS process is introduced and is published in IEEE JMEMS. this work paves the way for developing a field programmable amplifier using the monolithic process. in chapter 3, is a comprehensive review paper which illustrates a full review on application of MEMS in ceramics and specially LTCC and its potential to develop

functional system and their integration with other active and passive devices be they transistors or sensors. This work is published in MDPI micromachines. In chapter 4, an embedded bias tee which is developed using LTCC as a functional substrate and it can serve as a compact bias tee for MEMS sensors for wireless applications and it is published in IEEE sensors and finally in chapter 5, a field programmable amplifier using monolithic LTCC process is completely implemented and is submitted to IEEE MTT journal.

CHAPTER 2

A MONOLITHIC LTCC-MEMS MICROFABRICATION PROCESS

Ehsan Fallah Nia ^a, Ammar Kouki ^b

a,b Département de Génie Électrique, École de technologie supérieure,
1100 Notre-Dame Ouest, Montréal, Québec, Canada H3C 1K3

Manuscript published in *IEEE JMEMS*, September 2023

Abstract

A novel end-to-end monolithic process for the fabrication and integration of Micro Electromechanical Systems (MEMS) on functional Low Temperature Co-Fired Ceramics (LTCC) substrates is presented. The first phase is a conventional LTCC process that produces a functional multi-layer LTCC substrate that embeds all necessary passives in the inner layers and provides for surface to MEMS and other surface devices through built-in vias. The second phase consists of an adapted MEMS process carried out on top of the fabricated LTCC functional substrate. The adapted MEMS process addresses two main challenges that come with the sintered LTCC substrate: surface roughness and anisotropic shrinkage. A polishing step is introduced to achieve nm-level surface roughness taking into account the monolithic nature of the process where metallic via bumps and the LTCC surface must be polished together. To address the anisotropic shrinking problem, the MEMS lithography masks are adjusted to follow the post-sintered LTCC vias' positions, which are captured by an optical image, thereby achieving perfect alignment. The proposed monolithic process is applicable to arbitrary MEMS devices. It is demonstrated through the design, fabrication and testing of a capacitive RF-MEMS switch. The fabricated device is miniaturized by burying DC and RF lines in the LTCC substrate. Its measured performance is on par with that of similar non-monolithically fabricated switches.

Keywords: Monolithic LTCC-MEMS, functional substrate, integration, LTCC, MEMS, RF-MEMS, microfabrication.

2.1 Introduction

The MEMS technology has been the subject of ongoing research for more than three decades. Over this period, remarkable progress has been achieved covering a wide range of applications including sensors of various types, RF MEMS switches and bio-MEMS devices (Rebeiz & Tan, 2003; Asri, Hasan, Fuaad, Yunos, & Ali, 2021; Akshdeep et al., 2014; Pillai & Li, 2021). However, in most applications, MEMS devices on their own are not sufficient and they need to be integrated with active and/or passive circuits in order to be usable. To accomplish this, two main approaches for fabricating MEMS circuits in different technologies are usually considered. In the first approach, which has been studied extensively over the past twenty years, fabrication of MEMS devices, be they switches or sensors, is typically carried out on non-functional substrates, i.e., silicon, glass, or quartz (Yan, Liao, Chen, & Li, 2018; Belkadi, Nadaud, Hallepee, Passerieux, & Blondy, 2020; Benoit, Rudy, Pulskamp, & Polcawich, 2020; Demirel, Yazgan, Ş, & Akin, 2016). Depending on the target application, these devices may need to be subsequently integrated or packaged onto a functional substrate. In the second approach, the MEMS devices can be post-fabricated and/or post-integrated on functional substrates that incorporate analog and/or digital functional circuitry (Laakso et al., 2018; Meng, Douglas, & Dasgupta, 2016). MEMS on CMOS is one of the more popular examples of such an approach where MEMS devices and CMOS ICs can be integrated together through different options, namely: (i) separate fabrication followed by post process integration like flip-chip, wire bonding, substrate transfer or other bonding technologies (Hayasaka et al., 2015; Q. X. Zhang et al., 2008), (ii) a monolithic simultaneous co-fabrication (Christoph et al., 2021; Valle, Fernández, Madrenas, & Barrachina, 2017; M. H. Li, Chen, Li, Chin, & Li, 2015), or (iii) a monolithic sequential co-fabrication (Ghosh & Bayoumi, 2005). While the first option avoids any interference between the two processes, MEMS and CMOS, the final integration step can be complex, costly and technically challenging (Du et al., 2016) and may suffer from performance degradation in case of wire bonding (Hu et al., 2017; Carrasco, Barba, Reig, Dieppedale, & Encinar, 2012a). The second option offers advantages in terms of cost and noise reduction during the process, denser integration and less performance degradation of the whole system (H. Y. Chen, S. S. Li, & M. H. Li, 2021; Colon-Berrios, Edrees, Godoy, Kinget, &

Kymissis, 2017). However, it has some challenges given that the high temperature used during the CMOS process may lead to adverse effects, like thermal and mechanical stresses on some materials including metals like aluminum and gold. In this case, polysilicon material is substituted with some metals that are more compatible with high temperature (Pinto, Gund, Dias, Nagaraja, & Vinayakumar, 2022). In the third option, MEMS devices can be implemented after CMOS fabrication both with surface microfabrication or bulk fabrication by etching through the substrate to create MEMS devices. While this option is not sensitive to temperature like the previous one, it may face constraints with some material compatibilities between the CMOS materials and the MEMS process (Pinto et al., 2022). Irrespective of the process used, the fabricated MEMS device/circuit may still need to be packaged to meet the requirements imposed by the environment in which they are expected to operate. Plastic and silicon-based packages are widely used but are not suitable for operating under harsh mechanical and thermal conditions (P. Zhu et al., 2018; Ferrer et al., 2018). In such cases, the use of ceramics (Vaed et al., 2004) provides a good packaging option given that they offer more stability in harsh conditions (Choe, Tanaka, & Esashi, 2007). Low Temperature Co-Fired Ceramics (LTCC) is the main technology used in this area as it offers a 3D multilayer technology. Each LTCC layer starts a green sheet, made of a mix of glass, ceramic and chemical solvent, that can be processed individually with arbitrary metallized vias, cavities and printed lines. Multiple such sheets are then laminated together and co-fired at 850 ~ 950 °C to ensure metals such as silver and gold do not melt. The Coefficient of Thermal Expansion (CTE) of typical LTCC materials is on the order of 2 to 5 W/m.K, depending on the sheet composition, and is relatively close to that of silicon and glass. This feature makes LTCC a good choice for bonding and assembly with other substrate materials like silicon chips and glass substrates (Vaed et al., 2004). LTCC technology has been successfully applied to the packaging of MOEMS and RF-MEMS as well as silicon photonics circuits and sensors (Z. Wang et al., 2019; Karioja et al., 2014; Mamoru Mohri, Masayoshi Esashi, & Shuji Tanaka, 2014; Yildiz, Matsunaga, & Haga, 2018). However, in all of these cases, the packaging was carried out by assembling the separately fabricated MEMS devices and LTCC package together in a heterogeneous process. Direct fabrication of MEMS on LTCC (Lucibello et al., 2016; Cianci et al., 2007) can bypass this heterogeneous assembly step. However, the substrate

used in (Lucibello et al., 2016; Cianci et al., 2007) is non-functional and the MEMS fabrication process used therein is not monolithic. This being the case, issues related to anisotropic shrinkage and simultaneous polishing of surface metal and ceramic were not addressed. On the other hand, the embedding of 3-dimensional microstructures compatible with MEMS processes and suitable for high density integration has been demonstrated (Adibi, Isapour, Niayesh, & Kouki, 2018; Shafique, Steenson, & Robertson, 2015). Similarly, the embedding of a variety of passive elements, cavities, vertical interconnections and antennas is well established (Manzillo et al., 2016). Therefore, a MEMSLTCC co-fabrication process, i.e., monolithic process, can combine the advantages of both technologies to empower highly integrated smart and reconfigurable system-in-package (SiP) applications. In this paper, a novel end-to-end monolithic process for MEMS fabrication on functional LTCC is introduced and details of all its steps are given. In addition to being monolithic, the proposed process includes custom polishing and shrinkage compensation steps and is applicable to the design and fabrication of a variety of MEMS on LTCC devices. To validate the proposed process, the realization of a capacitive RF MEMS switch on a functional LTCC substrate is used as an example. The fabricated switch has RF performance that is on par with other fabrication approaches but with the advantages of being already integrated on a functional substrate that can serve as a package while offering significant size reduction through the integration of buried DC and RF lines. The rest of the paper is organized as follows: Section II presents the details of the proposed process and highlights its two main phases. In section III, the proposed process is applied to the design and fabrication of a RF MEMS capacitive switch while section IV presents the measurement results.

2.2 Proposed monolithic process

2.2.1 Process overview

The monolithic fabrication of MEMS on LTCC requires a holistic design approach whereby the integration of the MEMS devices within a fully functional component or subsystem is taken into account at the start of a two-phase process. In this regard, control circuitry for all MEMS

and active devices, passive interconnects, printed resistors, inductors, capacitors, filters, antennas, internal cavities, etc. are designed and fabricated in the first phase. All these features are limited to buried layers in the LTCC 3D stack. The result of this first phase is a functional 3D substrate without any surface metallization, except for that of vias which connects the top to the inner layers. In the second phase of the two-phase process, the functional LTCC substrate is used to monolithically fabricate MEMS devices and passive interconnects using an adapted lithography process, which must take into account the constraints of the LTCC process.

2.2.2 Phase I: Functional LTCC Substrate

Fabrication Figure 2.1a illustrates the concept of a multilayer functional LTCC substrate incorporating many components in the inner layers while Figure 2.1b shows how MEMS, and other surface mount components, can be integrated on top of it. Almost all LTCC fabrication processes follow the same steps starting with via-punching, conductor via-filling and screen printing of traces on individual layers followed by stacking, laminating, cutting and co-firing. For buried capacitors, high dielectric constant pastes are screen printed while for resistors, resistive pastes are used. In some processes, laser ablation can be used to introduce fine features such as small diameter vias, as small as 25 μm in diameter (Adibi et al., 2018), which is particularly useful for subsequent MEMS fabrication. Laser ablation in combination with carbon fugitive tapes can be used to make arbitrarily-shaped cavities. Additionally, mixed metallization, i.e., silver in the inner layers and gold on the outer ones, can be used to reduce conductor losses while ensuring chemical and environmental stability of exposed metals. By leveraging all these features, highly functional substrates can be designed using exclusively the inner layers of an LTCC stack, which connect to the top-most layer through metallized vias. Since LTCC stacks are typically fired at 850°C, the resulting functional substrates are structurally robust and thermally stable. On the other hand, during the co-firing process, LTCC stacks will exhibit some level of shrinkage, which must be taken into account during the MEMS fabrication phase to ensure proper alignment. Additionally, the surface finish of fabricated

LTCC substrates is usually quite rough and can also be wavy. As such, it is not suitable in its raw state for MEMS fabrication and must first be properly treated.

2.2.3 Phase II: Adapted MEMS on LTCC Process

Unlike other MEMS processes where the surface finish is not an issue, including silicon wafer and glass substrates, the surface finish of functional LTCC substrates must first be improved before the MEMS fabrication process can be started. There are several works in the literature that address polishing of functional (Mamoru Mohri et al., 2014; Yildiz et al., 2018) and non-functional (Cianci et al., 2007) LTCC substrates. Both (Mamoru Mohri et al., 2014; Yildiz et al., 2018) perform polishing for anodic bonding of LTCC to SOI-based MEMS devices and neither provide details of the polishing process or materials used. Similarly, no usable polishing process and materials were detailed in (Cianci et al., 2007) nor was any mention given on how the polishing would have to be adjusted in the case of functional LTCC substrates.




Figure 2.1 Functional LTCC substrates embedded with different components; (a) polished with only vias available for MEMS fabrication (b) anticipated final circuit with MEMS devices, active and passive components on the surface

In (Bartsch et al., 2019) Boron Carbide (B₄C) and diamond is used to polish LTCC in a first step. Then, a layer of AlN is deposited. Afterwards, polishing is continued with colloidal silica to further reduce the roughness. Such a process yields good surface finish. However, the AlN layer blocks access from surface vias to inner layers in case of functional substrates, such as in the proposed monolithic process. In (Schmid & Grosser, 2009), polishing is carried out with Al₂O₃ slurry and continued with diamond slurry to reduce the roughness to nm level. It is not clear, however, how the processes in (Bartsch et al., 2019) and (Schmid & Grosser, 2009) would apply to functional substrates where waviness due to buried metals and the presence of surface metallization due to surface vias must be considered. In order to achieve a nm-level surface finish of the sintered functional LTCC substrate suitable for MEMS fabrication in a repeatable and reproducible manner, we use a Chemical Mechanical Polishing (CMP) machine and a precise combination of polishing pad, slurries and speed settings. We start by carrying out a preliminary polishing step with a urethane rotating polishing pad, a 1- μ m diamond slurry at a speed of 100 RPM for 3 hours. This removes the waviness of the sintered LTCC as well

as the metallic via bumps and reduces the overall surface roughness from few microns down to tens of nanometers. The sample is rinsed and inspected under a confocal microscope to confirm that the surface finish is consistent with the expected values of the preliminary polish. Next, a precision felt polishing pad with a 40-nm colloidal slurry are used for one hour at the same RPM to complete the polishing. Afterwards, the polished sample is carefully rinsed with DI water and then placed in an ultrasonic bath to completely remove all residual slurry from the surface. Then, the sample is heated on a hotplate. This produces the desired final surface finish, and the sample is ready for the MEMS process. It should be mentioned that the size of the wafer in this process is limited only by the size of wafer holder, up to 6 inches on our CMP machine. Furthermore, the polishing uniformity is the same throughout the polished area, allowing the fabrication of MEMS devices to be anywhere on the surface. Batch fabrication is possible as long as the sintering conditions are kept the same. It is worth mentioning that polishing of samples with buried cavities and empty vias for microfluidic applications may be feasible, depending on the size of the access vias' walls and cavity thickness, though we have not attempted this in our work. Further in-depth investigation of this aspect is warranted and must consider all aspects of the process like pressure on the polishing pad, type of slurry, speed of rotation, and other parameters, in addition to the aforementioned characteristics of the cavities/vias. Figure 2.2a shows the surface finish of the sintered entire LTCC sample before polishing while Figure 2.2b shows the same sample after polishing. Figure 2.2c and Figure 2.2d show zoomed views of parts of these same samples before and after polishing, respectively, at 20X and 50X magnifications. The LTCC tile used throughout this work is made of 7 layers of 10-mil Dupont 951 green tape. The roughness is measured with a 3D confocal microscope (Figure 2.2 c,d) and an atomic force microscopy (AFM) system (Figure 2.2 e,f). Having addressed the roughness issue, the next step that requires adapting in the MEMS process is related to the anisotropic shrinkage of the functional LTCC substrate that occurs during free sintering. Figure 2.3 shows the LTCC tile before and after sintering. The overall dimensions shrink from (x: 47 mm, y: 47mm, z: 1.7mm) to (x: 41 mm, y: 41mm, z: 1.48mm). The anisotropic nature of the shrinkage can be seen by zooming on vias. Fig. 4 shows a zoomed view on a section of the tile that contains multiple Vias. In Figure 2.4a, a $2.5 \times 2.5 \text{ mm}^2$ portion of the stacked tile before sintering is shown where via positions are based on the original

fabrication masks. Figure 2.4b, shows the same portion of the tile after sintering and polishing. Table 2.1 Shrinkage Ratio Before and After Sintering and Polishing summarizes various dimensions before and after sintering and gives the corresponding shrinkage ratio. Dimensions are based on the via-to-via center since the catch-pads before polishing may reduce the distances of vias.




Figure 2.2 Sintered entire LTCC sample (a) before polishing (b) after polishing (c) with zoomed views at 20X and 50X before polishing and (d) with zoomed views at 20X and 50X after polishing. (e) AFM image before Polishing and (f) after polishing




Figure 2.3 LTCC tile dimensions (a) after stacking (b) after sintering




Figure 2.4 Evolution of vias and distances (a) before sintering to (b) sintered and polished substrate

Table 2.1 Shrinkage Ratio Before and After Sintering and Polishing

Dimensions (μm)	Before sintering (μm)	After sintering and polishing (μm)	Shrinkage Ratio (%)
d1	1150	960	16.5
d2	890	760	14.5
d3	800	680	15

Clearly, the anisotropic shrinkage is more pronounced when we consider a larger area. Indeed, as Figure 2.5 shows, the misalignment between the fabricated and initial layout via position is non-constant and shifts in both directions in a non-uniform fashion. Therefore, before proceeding with the MEMS process, this distortion effect must be taken into account and compensated. Two ways of addressing this issue can be found in the open literature. The first seeks to avoid the shrinkage by using a constrained sintering approach, such as pressure-assisted sintering (PAS), pressureless-assisted sintering (PLAS) and Self-Constrained PLAS (SCPLAS) (Nedes et al., 2003; Mohanram, Lee, Messing, & Green, 2006; Ihle, Ziesche, Roscher, Capraro, & Partsch, 2013). In addition to requiring specialized equipment, this solution may still yield residual shrinkage above the minimum tolerance required to ensure proper alignment with MEMS masks, which can be as high as $25 \mu\text{m}$ (Ihle et al., 2013). To

circumvent these limitations while using free sintering, (Lenz, Kappert, Ziesche, Neubert, & Partsch, 2016) proposed a second option consisting of shrinkage prediction modeling through the use of phenomenological modeling and thermomechanical analysis methods for Dupont GT 951. This technique is complex and costly to implement and must be repeated each time the design changes significantly, i.e., layers and metal content. Furthermore, the prediction accuracy is limited and cannot account for any variability in the fabrication process.




Figure 2.5 Anisotropic nature of the shrinkage in a tile of LTCC in different locations before remapping adjustments (Green Circles represents captured fabricated vias, Purple Circles are initial design layouts). (a) Less than $50\ \mu\text{m}$ via to via Center shift (b) around $120\ \mu\text{m}$ via to via center shift (c) Shrinkage distribution in a part of the sample

Unlike (Needes et al., 2003; Mohanram et al., 2006; Ihle et al., 2013), and (Lenz et al., 2016), here we propose to use a post-sintering shrinkage compensation technique that works with the actual outcome of the sintered functional LTCC substrate. As such, all process variabilities are automatically taken into account. To do this, we capture an image of the surface of the polished substrate with a confocal microscope. The captured image is then converted to a DXF format

file which is then used as a fixed base layer for the MEMS layout. The MEMS layout is then modified to ensure proper alignment with the vias in the base layer. At this point, a typical lithography process based on the new layout of the MEMS circuit can be performed. Figure 2.6 presents a complete block diagram of the proposed monolithic LTCC-MEMS process, clearly identifying the adapted process steps, while Table 2.2 Comparison between other related works with the monolithic process in this paper compares it to related works in literature. The full details of this process are illustrated in the next section where it is applied to an actual sample design.




Figure 2.6 Monolithic LTCC-MEMS process block diagram

Table 2.2 Comparison between other related works with the monolithic process in this paper

Related Work	Process type	Functional substrate	Monolithic	Reproducibility	Materials and process for polishing LTCC	Sintering shrinkage consideration
(Lucibello et al., 2016)	MEMS on LTCC	No	No	No	Not mentioned	Not mentioned
(Cianci et al., 2007)	MEMS on LTCC	No	No	Yes (In MEMS process only)	Not mentioned	Not mentioned
(Adibi et al., 2018)	MEMS to LTCC bonding	Yes	No	Yes (For bonding)	Little details (mirror polished)	Not mentioned
(Shafique et al., 2015)	MEMS to LTCC bonding	Yes	No	Yes (For bonding)	No details	No details
(Nedes et al., 2003)	LTCC only	Not applicable	Not applicable	Yes (For sintering purpose)	Not applicable	Yes (constrained sintering)
(Mohanram et al., 2006)	LTCC only	Not applicable	Not applicable	Yes (For sintering purpose)	Not applicable	Yes (predictive pre-sintering)
(Bartsch et al., 2019)	LTCC only	No	Not applicable	Yes (For Polishing purposes)	Boron Carbide (B4C) /Diamond Slurry	No
(Schmid & Grosser, 2009)	LTCC only	No	Not applicable	Yes (For polishing purposes)	Al ₂ O ₃ /Diamond Slurry	No
This Work	MEMS on LTCC	Yes	Yes	Yes	Detailed	Yes (post-sintering)

2.3 Application to the design and fabrication of MEMS capacitive switches

In this section, the proposed monolithic LTCC-MEMS process is illustrated through a simple design and fabrication of a capacitive RF-MEMS switch. We start by designing and fabricating the functional 7-layer LTCC substrate using 10-mil sheets of Dupont 951 green tape, which has a dielectric constant of 7.5. Figure 2.7 shows the proposed design whereby the MEMS switch and the surface conductors are to be fabricated monolithically on the polished LTCC surface (denoted as the first layer). The second layer from the top is used for RF ground while the third one is used for DC bias lines. An additional 4 layers are used to provide mechanical robustness and are placed below the others. This design offers two key advantages. First, by routing the DC lines without crossing any RF path we eliminate the need for an additional MEMS process step of surface passivation to isolate the RF and DC lines as commonly done (Rebeiz & Tan, 2003). In addition, the placement of the DC pads can be easily controlled to facilitate integration with other circuit components. Second, by placing the RF ground on the first layer, RF losses can be reduced.




Figure 2.7 3D schematic of functional LTCC substrate with buried layers

The design for a single switch is repeated in layout three times in order to obtain multiple fabricated samples. The switches are fabricated using a standard LTCC process (Manzillo et al., 2016) where vias are first punched and filled with silver paste, then conductor traces are screen printed using silver paste followed by laser ablation to improve the metallization finish. The individual sheets are then stacked, laminated and diced using dedicated machines. The final step consists of sintering the laminated stacks. An X-Ray image of the fabricated substrate is shown in Figure 2.8 where vertical vias and connection to the DC and RF ground are visible. The fabricated LTCC substrate is then polished to a roughness level not exceeding 25 nm in accordance with the first MEMS process adaptation step. To illustrate the importance of the second MEMS process adaptation step, we proceed to fabricate the metallization on the top layer using the original layout, which assumes isotropic shrinkage. Figure 2.9 shows a photograph of one unit-cell where the misalignment of Coplanar Waveguide (CPW) and DC lines with fabricated vias is clearly visible. The figure also illustrates the original positions of the vias, in blue circles, and their positions after fabrication shown by the metallized circles. If the top layer circuit is fabricated using the original masks, i.e., without adjustments, the resulting circuit (CPW and DC lines) will not be functional as the CPW lines is shorted and the DC connection to the inner layer (red line in Figure 2.7) is lost. It should be mentioned that this misalignment is not identical for the other fabricated cells in line with what has been observed in Figure 2.5. For MEMS fabrication, few microns of misalignment are critical and must be considered before starting the process. Therefore, the second MEMS process adaptation step addresses the misalignment issue by adding a procedure for re-generating the MEMS process layers. This is done by (i) capturing an image of the surface of the fabricated LTCC substrate with actual via positions and converting it to a CAD layer, (ii) use the captured layer as a reference for the generation of the new MEMS process masks and apply the necessary rescaling and coordinate adjustment to ensure proper alignment. To this end, in addition to the circuit vias, four additional vias are placed at the substrate's corners to serve as alignment markers during mask regeneration steps. At the end of this procedure, the newly generated masks for the MEMS design are suitable for surface microfabrication on top of the LTCC substrate using the steps outlined in Fig. 10 and detailed in the following. The first step in fabricating the RF-MEMS switch consists of forming the electrodes layer to create the CPW

lines for RF and DC paths as well as the DC pads. To this end, 500 nm of Aluminum is sputtered on the polished LTCC surface, which is then spin-coated by an AZ 5214 positive photoresist. A top etching process is then performed to pattern the metal layer using a type A aluminum etchant. It should be noted that there is no need to add a passivation layer or any resistive material to insulate the DC bias lines as they are already buried inside the LTCC, thereby eliminating few steps in the fabrication process. In the second step a 150 nm layer of Si₃N₄ dielectric is deposited using a PECVD process. A lithography process is then applied to pattern the dielectric areas using RIE followed by dipping the circuit in an 1165 remover solution at 80 °C for about one hour. Third, another lithography process is used to pattern the switch's anchors and gap between its dielectric and membrane using a 1.5 μm positive AZ photoresist. Steps 4, 5 and 6 in Figure 2.10 are used to create the suspended membrane of the switch. The membrane is made of 2.5 μm-thick aluminum layer sputtered at 3mtorr pressure. To release the membrane, the sample is placed in a 1165 remover solution at 80 ° for 40 minutes, to remove top and bottom photoresist layers, and then in a CPD process to complete the release with minimal residual stress. The purpose of this double step release is to prevent the switch stiction to the bottom electrodes. Since the liquid under the membrane in the wet etching process can cause stiction, another process like CPD (as used here) is necessary to guarantee a successful release with no stress. In (Akshdeep et al., 2014) a comparison of different release methods is carried out and the CPD is considered to be the most effective solution for such process. This process does not require any further assembly steps as the MEMS devices is already fabricated directly on the functional LTCC substrate.




Figure 2.8 X-Ray Image of buried layers and Vias inside LTCC




Figure 2.9 Misalignment between LTCC and MEMS fabrication




Figure 2.10 Microfabrication process of Capacitive MEMS switch on LTCC

2.4 Result and discussion

Figure 2.11 shows the fabricated switch with detailed views of its geometry. Its overall dimensions are $200 \mu\text{m} \times 320 \mu\text{m}$ with a gap to the CPW line of $1.5 \mu\text{m}$. The CPW line width is $100 \mu\text{m}$ and its gap is $30 \mu\text{m}$. The switch's beam is composed of two springs, the quadrants, connecting the circular membrane to the anchors. The arc-shaped holes in the springs help to reduce their stiffness thereby easing the vertical actuation of the switch with lower voltages. The circular shape of the central part of the membrane helps to maximize the achievable capacitance values while the shape of the anchors has been optimized to reduce the actuation voltage and residual stress distribution. The RF performance of the fabricated switch under different bias conditions were measured using a network analyzer (PNA) over the frequency

range of 500 MHz to 20 GHz. The input and output ports were connected to two GSG probes while the DC control was supplied through micro needles connecting the power supply to the surface DC pads. The DC voltage was routed through the LTCC inner layers as shown in Figure 2.7 to eliminate discontinuities in the RF path. First, we measured the S-parameters under no-bias, i.e., the up-state. The results are given in Figure 2.13 and show that the insertion loss of the switch in up-state is better than 0.6 dB at 20 GHz despite all discontinuities and vertical transitions inside the LTCC substrate.




Figure 2.11 (a) Full View of the Fabricated MEMS device on top of LTCC substrate (b) Zoomed view of the capacitive switch (c) SEM image of the switch

Also, the return loss is better than 20 dB over the entire band. Next, we increased the bias voltage and noticed that the switch's response changed abruptly at 28 V, i.e., its pull-in voltage, and stabilized at 40 V, the actuation voltage. Under this condition, the switch is in the down-state, and the resulting S-parameters are also shown in Figure 2.13. To determine the capacitance of the switch in the up and down states, we remove one of the two GSG probes and carry out one-port measurements over the entire frequency band.




Figure 2.12 Switching time measurement setup




Figure 2.13 Measured S-parameters in the up and down states

. From the resulting S_{11} measurements, shown in Figure 2.14, select one frequency, 10 GHz, and read-off the corresponding capacitance value for the up and down states. Next, we repeat this operation while varying the bias voltage between 0 and 45 V. The resulting variation of the switch's capacitance versus voltage at 10 GHz is shown in Figure 2.15. This figure clearly illustrates that the pull-in voltage is 28 V, the actuation voltage is 40 V and the release voltage is 15 V while the capacitance increases from 250 fF in the up-state to 0.91 pF in the down state. To measure the switching time, we use the setup of Figure 2.12 where a generator providing 15 dBm at 10 GHz is connected to the switch's input while a power detector is connected to its output. A function generator is used to supply a 1 KHz squared pulse train with maximum amplitude of 40 V for biasing the switch. The output of the power detector and a sample of the

biasing signal are input into a two-channel oscilloscope and both channel voltages are normalized. The resulting measurements are shown in Figure 2.16 where it can be seen that the switching time from the up to down states is approximately $19 \mu\text{s}$ while it is around $63 \mu\text{s}$ when switching from the down to up states. Reliability of the switch in this design is enhanced in a way that prevents the stiction problem due to the trapped charging effect on the dielectric area of capacitive switches. This is done by separation of the actuation electrodes from the signal line where the dielectric layer is located as mentioned in literature [1]. In this way, a symmetric dual actuation pads are available at two sides of the membrane, consequently there is no direct bias voltage on the dielectric which prevent the charge trapping and consequently stiction. With such a design, it becomes possible to use materials that have high dielectric constants, for higher capacitance ratios, while tolerating high trap charge densities. All the above measured performance metrics are in line with similar RF MEMS switches in the literature (L. Y. Ma, Soin, Daut, & Hatta, 2019) that have been made using other non-LTCC-based processes.




Figure 2.14 Measured Capacitance at 10 GHz in two states




Figure 2.15 C-V curve with varying voltage




Figure 2.16 Switching Time, (a) Up to down (b) Down to up

2.5 Conclusion

A novel monolithic LTCC-MEMS process is presented in this work. The process leverages LTCC technology to produce highly functional LTCC stacks that are then used as a substrate to monolithically fabricate MEMS devices. In order to accomplish this, two major challenges

were addressed by adapting conventional MEMS process in two ways. First, a polishing step was introduced to ensure that the surface finish of the functional LTCC substrate is well-suited for MEMS fabrication by achieving nm-level surface roughness. Second, a custom mask generation and alignment procedure was introduced to compensate for the anisotropic shrinkage that is inherent to the LTCC fabrication process. The developed process was illustrated through successful design, fabrication and testing of an RF-MEMS capacitive switch. This process can be applied to a wide range of other MEMS devices, including sensors, optical devices, micro-fluidics, etc.

CHAPTER 3

CERAMICS FOR MICROELECTROMECHANICAL SYSTEMS APPLICATIONS: A REVIEW

Ehsan Fallah Nia ^a, Ammar Kouki ^b

a,b Département de Génie Électrique, École de technologie supérieure,
1100 Notre-Dame Ouest, Montréal, Québec, Canada H3C 1K3

Manuscript published in *MDPI Micromachines Special Issues*, October 2024

Abstract

A comprehensive review of the application of different ceramics for MEMS devices is presented. Main ceramics materials used for MEMS systems and devices including alumina, zirconia, aluminum Nitride, Silicon Nitride, and LTCC are introduced. Conventional and new methods of fabricating each material are explained based on the literature, along with the advantages of the new approaches, mainly additive manufacturing, i.e., 3D-printing technologies. Various manufacturing processes with relevant sub-techniques are detailed and the ones that are more suitable to have an application for MEMS devices are highlighted with their properties. In the main body of this paper, each material with its application for MEMS is categorized and explained. The majority of works are within three main classifications, including the following: (i) using ceramics as a substrate for MEMS devices to be mounted or fabricated on top of it; (ii) ceramics are a part of the materials used for an MEMS device or a monolithic fabrication of MEMS and ceramics; and finally, (iii) using ceramics as packaging solution for MEMS devices. We elaborate on how ceramics may be superior substitutes over other materials when delicate MEMS-based systems need to be assembled or packaged by a simpler fabrication process as well as their advantages when they need to operate in harsh environments.

Keywords: MEMS; ceramics; additive manufacturing; 3D printing; microfabrication

3.1 Introduction

Over the past three decades, tremendous research has been conducted on microelectromechanical systems (MEMS) technology and its potential. MEMS devices, be they sensors, switches, microfluidics, optics, and more, have been extensively studied and applied in different areas of application. Cellular and other wireless connections, medical devices, defense, and space are some prominent areas in which MEMS technology is utilized (Asri et al., 2021; Pillai & Li, 2021; L. Y. Ma et al., 2019; Y. M. Ma, Liu, Liu, Wang, & Zhang, 2024; Shao, Lu, Xiang, Li, & Song, 2024; Abbas, Mansoor, Habib, & Mehmood, 2023; Binali et al., 2024; Gill, Howard, Mazhar, & McKee, 2022; Z. Zhang, Zhang, Hao, & Chang, 2024; You, Wei, Zhang, Yang, & Wang, 2022; Ehsan Fallahnia & Nabavi, 2021). Fabrication of MEMS devices has always carried many challenges and considerations. MEMS devices are usually fabricated using surface microfabrication or bulk fabrication on a polished substrate with a surface roughness around tens of nanometers. These substrates are usually selected depending on the required application and can be categorized as silicon, glass, ceramic, and metals (Kuang et al., 2023; Madhankumar, Sujatha, Sundar, & Viswanadam, 2023; Y. F. Zhang, Cui, & Wu, 2023; Zhou, Wu, Pang, & Su, 2023). They may be used as a functional or non-functional substrate. Over the past two decades, extensive work has been conducted on the fabrication of MEMS devices on non-functional substrates. On the other hand, to benefit from all the potentials of the MEMS devices, they need to be integrated/mounted with other circuits and sub-systems. To realize this goal, functional substrates from different materials and fabrication technologies are developed. Depending on the required application, MEMS devices, after or during fabrication, may be integrated or packaged with a suitable process (L. T. Chen, Chang, Chien, Lee, & Shieh, 2023; Maggi et al., 2023; H. Xu et al., 2023; Y. Y. Xu et al., 2023). Most devices for integration or packaging go through the Complementary Metal-Oxide-Semiconductor (CMOS)-MEMS process. In this process, MEMS devices may be integrated with CMOS ICs as active or passive components. This process is mainly categorized in different approaches: (1) MEMS devices and CMOS circuits are fabricated in different processes and then are integrated or packaged together by different techniques like bond wiring, flip-chip, substrate transfer, etc. The main advantage of this type of integration is that

different processes related to MEMS and CMOS do not interfere with each other. However, the final integration as a post-process fabrication may face costly and challenging processes, subsequently affecting the final performance of the whole integrated circuit (Hayasaka et al., 2015; Q. X. Zhang et al., 2008). (2) Integration is conducted in a monolithic process and MEMS and CMOS are fabricated together (Valle et al., 2017; M. H. Li et al., 2015; Hohle et al., 2021; Bhattacharyya & Ghosh, 2008). While this process eliminates the drawbacks of the first approach in terms of degradation of the final devices and creates a more compact and miniaturized device, it still suffers from interference in the fabrication process with different materials. High temperatures during the CMOS process may introduce mechanical and thermal stress and deformation to materials used in the MEMS process (Pinto et al., 2022; Ku et al., 2021; Carrasco, Barba, Reig, Dieppedale, & Encinar, 2012b; H. Y. Chen, S. S. A. Li, & M. H. Li, 2021; Colon-Berrios, Edrees, De Godoy, Kinget, & Kymissis, 2017). Considering some disadvantages related to the mentioned process in MEMS and silicon-based integrations, other works have been reported with different materials and processes for packaging and integration. As it is essential for MEMS devices to be stable and reliable in harsh environments, special packaging and integration are necessary for them to tolerate mechanical, chemical, and thermal stresses and corrosion. There are different types of packaging and integration with materials including metal (M.-L. Wu & Lan, 2021; Barriere et al., 2010), plastic (Goggin, Wong, Hecht, Fitzgerald, & Schirmer, 2011; Z. J. Wang, Yi, Qin, & Huang, 2021; Zimmerman, Felton, Lacsamana, & Navarro, 2005; Oouchi, 2014; Lou, Li, & Jin, 2006; G. Q. Wu et al., 2018), glass, and ceramics (Seok, 2022; Schubring & Fujita, 2007; Heck, Arana, Read, & Dory, 2005; Liew et al., 2002), which MEMS devices may be embedded, fabricated on the surface of, or fabricated monolithically within as 3D-dense structures. Among these materials, ceramics exhibit excellent performance when it comes to harsh environments. Because MEMS devices are so fragile and delicate at high temperatures, in dusty environments, and from corrosive chemicals, different types of ceramics microfabrication as a standalone microdevice or a host for another MEMS device are suitable options. Compared to other materials like metals and plastics, ceramics have some advantages that make them a better option. As reported in (M.-L. Wu & Lan, 2021), for metals, when it comes to hermetic packaging and the bonding process between MEMS and a metal lid or substrate, a mismatch in the Coefficient of Thermal

Expansion (CTE) between silicon-based MEMS devices and metal introduces challenges in bonding through vertical vias. While CTE for metals is in the order of 10 to 20 ppm/°C, different ceramics have lower ranges around 2 to 9 ppm/°C, which is closer to silicon that is 2.6 ppm/°C. There are several works in the literature that illustrate the integration performance of ceramic materials in different conditions (Gomez, Cardoso, Schianti, de Oliveira, & Gongora-Rubio, 2018; C. Li, Tan, Zhang, et al., 2014; Lucibello et al., 2018; M. Mohri, M. Esashi, & S. Tanaka, 2014). Depending on the availability of the fabrication process and requirements, a variety of ceramic substrates and packages are exploited for MEMS applications. Some of the more prominent materials like low-temperature co-fired ceramics (LTCCs), alumina, zirconia, aluminum nitride, and silicon nitride are reported in several works as ceramic substrates and packages. Ceramic substrates are usually compounds of ceramic, glass, and other chemical solvents with different manufacturing processes. In this review paper, five ceramic materials are chosen for review. The selection of these materials is based on their suitability and unique properties in handling high temperature, electrical and mechanical shocks, and easier integration with MEMS devices, and subsequently, other ceramic materials that are less applicable to MEMS are not included in this review paper. In the second section of this paper, these materials are introduced, and their properties are presented in a table. In the third section of this paper, additive manufacturing (AM) technologies and their sub-section techniques are presented, and among them, we focus more on those ceramics that have more applications for MEMS. Indeed, conventional and other deposition methods of fabricating ceramics are included in section three. In section four, each ceramic, based on its application for MEMS devices and circuits, is individually detailed. In most of the works, three different approaches are governed: (i) ceramics as a substrate for MEMS devices to be mounted or fabricated on top of it; (ii) ceramics are used as a part of MEMS devices or fabricated monolithically in a single process with the same process of MEMS fabrication; and (iii) ceramics as a packaging solution for an MEMS-based system or device. All these approaches are also categorized on a table at the end with their examples that are available in the literature.

3.2 Ceramic Materials and Their Properties

Ceramic materials are widely used in industry and are available in the literature. They are fabricated with different technologies and approaches. The main features of devices fabricated fully from ceramics or partly as an essential unit of a device, including electrical, thermal, and mechanical properties, are explained in detail in different works. Their integration with MEMS and other electronic devices may enhance their performance in different conditions. In terms of electrical properties, high breakdown voltages make the fabricated device more reliable with electrical shocks and possible short circuits in any embedded or integrated circuit. In thermal properties, the low CTE of many of the ceramics lets them integrate more easily with silicon-based MEMS devices like sensors and switches. Also, high thermal conductivity enables them to distribute temperature in the whole circuit uniformly with less energy waste and higher performance. In aspect of mechanical properties, ceramic materials exhibit high robustness when confronting mechanical shocks, cracks, and corrosion. Many MEMS devices including micro-heaters, high-temperature sensors, and RF MEMS devices, be they switches, filters, and phase shifters for arrays of antennas, are able to operate with higher performance and lower energy consumption in harsh environments (Cui, Huang, Li, & Meng, 2020; Stegner et al., 2016; H. Wang, Anand, & Liu, 2017; H. R. Wang et al., 2019; S. Wang, Yi, Qin, & Huang, 2019; Zehetner et al., 2016). There are a variety of ceramics that are manufactured in industry. Among them, Alumina, Zirconia, AlN, Si₃N₄, and LTCC, which are the focus of this review paper, are chosen (Table 3.1). These five materials are selected because they are more widely used in the literature, particularly in MEMS technology. Based on this body of literature, these materials showed more suitability for integration with MEMS devices due to their properties. In the following section, each material, in terms of manufacturing, its application and integration with MEMS, and related challenges for them, are explained.

Table 3.1 Frequently used ceramic materials for MEMS and their properties
 Taken from Schubring et al, Stanimirovic et al, Kumta. (2007; 2014; 1996)

Properties	Thermal		Dielectric	Breakdown	Flexural
Ceramic Materials	Conductivity ($\text{W}\cdot\text{m}^{-1}\cdot\text{K}^{-1}$)	CTE	Constant	Voltage (volts/mil)	Strength (MPa)
Alumina	8–35	6.9–8	8.4–9.9	200–1090	120–400
Zirconia	3	10– 11.4	28–33	100–150	710–1470
AlN	150	4.6– 5.3	8.6	250–500	310
Si_3N_4	23–54	2.4– 3.5	8.3–9.6	400–500	580–1020
LTCC	2–4.6	4.4–7	5.7–7.5	750–900	170–275

3.3 Ceramic Manufacturing Technologies

Ceramics are manufactured with different approaches, and each has its own benefits and challenges. Each fabrication method affects the properties of ceramics. Conventional methods of fabrication of ceramics are injection molding, dry pressing, sol-gel casting, tape casting, and iso-static press. In Figure 3.1 Conventional manufacturing of ceramics from beginning to final product, we can see the flowchart of ceramics formation from start to final product (Y. Lakhdar, C. Tuck, J. Binner, A. Terry, & R. Goodridge, 2021). In the first step, a specific powder, based on the final product, for instance, alumina, is selected, then the powder is mixed with a specific binder in dry form or with certain slurries. In the third step, the mixture is formed into a desired shape which is called green body. Following this step, a pre-consolidation step called brown body is performed. In the fifth step, a sintering process is conducted in a furnace at elevated temperatures (from 800 °C to more than 1000 °C depending on the ceramics type). Shrinkage happens to the ceramics in this step, which is important in the case of MEMS applications and should be controlled and compensated when alignment is needed with MEMS devices. Indeed, in the final step, machining is conducted for the required

dimension and surface finish. Cutting, laser ablation, and polishing are forms of machining. For MEMS applications, polishing is critical to reach a very smooth surface in the range of tens of nanometers. For more advanced technologies and approaches in ceramics manufacturing, AM, also known as 3D-printing technology, is widely reported in the literature. As reported in (Villa, Gianchandani, & Baino, 2024; Mousapour, 2020), based on the ISO standard classification of AM technologies, there are seven main categories with sub-techniques in parentheses: (1) Vat photopolymerization (Stereolithography Apparatus (SLA), Digital Light Processing (DLP), Liquid Crystal Display (LCD)), (2) sheet lamination (laminated object manufacturing (LOM), ultrasonic additive manufacturing (UAM)), (3) Powder bed fusion (Selective laser sintering (SLS), Selective laser melting (SLM), electron beam melting (EBM), direct metal laser sintering (DMLS)), (4) directed energy deposition (laser-based metal deposition (LBMD), electron beam freeform fabrication (EBF3)), (5) material jetting (continuous stream mode (CS), drop on demand mode (DOD)), (6) binder jetting (BJ), and (7) material extrusion (fused filament fabrication (FFF), fused deposition modeling (FDM), Direct Ink Writing (DIW)). Each of these technologies has different techniques and methods which are suitable for certain applications (Figure 3.2). In recent years, the disadvantages of conventional methods like shrinkage, time-consuming sintering process, and demanding complex ceramic structures and rapid manufacturing, caused the emergence of AM technologies. Complicated shapes like light-weighted structures in biomedical, aerospace, and automotive applications are realizable through AM technologies (R. Su et al., 2024). On the other hand, it is widely reported that the very high melting point of ceramics is among the challenges when using AM technologies and layer-by-layer manufacturing of ceramics. Due to these challenges, some post-processing technologies are reported in (Dadkhah, Tulliani, Saboori, & Iuliano, 2023; R. Ma, Liu, & Lu, 2024; Abdelkader, Petrik, Nestler, & Fijalkowski, 2024; Ribeiro et al., 2020). In the following sections, the techniques that are most used in manufacturing the five mentioned ceramics and their suitability to be applied in MEMS technology are detailed. In Figure 3.3, all these methods are illustrated (Dong et al., 2022). Indeed, in Figure 3.4 Five different 3D-printing techniques: Digital Light Processing (DLP), material jetting (MJ), Stereolithography (SLA), Fused Deposition Modeling (FDM), Direct Ink Writing (DIW), it is shown that these processes may be manufactured to produce single-

material products or multi-material ones based on the utilization of a combination of materials in a hybrid manufacturing process (H. Chen, Guo, Zhu, & Li, 2022).




Figure 3.1 Conventional manufacturing of ceramics from beginning to final product
Taken from Lakhdar et al.(2021)




Figure 3.2 Different types of additive manufacturing and their techniques based on ISO classification




Figure 3.3 AM approaches for Si₃N₄ manufacturing: (A) SLS/SLM; (B) SLA; (C) LIS; (D) DLP, LCD; (E) DIW; (F) FDM; (G) BJ; (H) 3D printing (3DP); (I) LOM
Taken from Dong et al. (2022)




Figure 3.4 Five different 3D-printing techniques: Digital Light Processing (DLP), material jetting (MJ), Stereolithography (SLA), Fused Deposition Modeling (FDM), Direct Ink Writing (DIW)
Taken from H. Chen et al.(2022)

3.3.1 Additive Manufacturing Technologies

In the following section, AM technologies and their sub-techniques that are used most in the literature for five ceramics and their suitability for MEMS applications are presented.

3.3.1.1 Vat Polymerization

In this technique, which is based on a source of light, the light aims at a photopolymer material and makes changes to its properties, like hardening it. Two techniques, including SLA and DLP, are used to manufacture different types of ceramics. In some of the recent advancements in AM of alumina fabrication, for example in (Esteves et al., 2022), the author used Digital Light Processing (DLP) technology to fabricate alumina/calcium phosphate samples with microporous features to apply in lightweight and high-aspect-ratio structures. In this work, a high-quality and lightweight alumina ceramic is produced while the cost of fabrication is kept low. In another work (J. Schlacher et al., 2021), authors introduce a new way of using AM to produce alumina by using a layer-by-layer printing process. Compared to the reference in this paper illustrated to be 650 MPa, they achieved a very high biaxial strength of 1 GPa in fabricating alumina ceramic. In this process, a multi-material approach is used. Layers of alumina and zirconia ceramics are sandwiched together to form a stronger material compared to the fabricated monolithic alumina in another work. In Figure 3.5, two different fabricated ceramics are shown. Stereolithography by applying 3D-printing technology is used to fabricate alumina (H. Li, Elsayed, & Colombo, 2023). As the sintering process is difficult in alumina due to the high melting point, some aiding particles such as TiO_2 , CaCO_3 , and MgO are added to the sintered material. As a result, the flexural strength of fabricated ceramic is increased from 139.2 MPa to 216.7 MPa. Also, the anisotropic shrinkage of the final product is decreased, as shown in Figure 3.6. Like alumina preparation, SLA is used for zirconia in (Pchelintsev et al., 2023). For Zirconia, parameters like raw materials, slurry, debinding, and sintering in these processes all affect the final product. Aluminum Nitride plays an important role in many applications and is well-reported. Optoelectronics, MEMS, and packaging

electronic devices, especially for wireless communication (e.g., piezoelectric materials) are other important areas where AlN is used. As mentioned in earlier sections, AM technologies are applied to enhance the properties of AlN ceramics. For instance, in (Y. X. Tang, Z. H. Xue, G. H. Zhou, & S. Hu, 2024), Digital Light Processing is used to fabricate AlN with high thermal conductivity and density. In this process, the pressure of nitrogen gas and sintering temperature in the process are key factors to produce AlN with high quality. The optimum sintering temperature is determined to be 1720 °C while nitrogen gas pressure is kept below 1 MPa (around 0.6 MPa). The final AlN ceramic has a thermal conductivity of 168 $\text{W}\cdot\text{m}^{-1}\cdot\text{K}^{-1}$ and a density of 3.35 g/cm^3 . A simple process is illustrated in Figure 3.7.




Figure 3.5 Microstructure of (a) monolithic (b) multi-structure of fabrication
Taken from Josef Schlacher et al. (2021)




Figure 3.6 Shrinkage rate of the sintered ceramic with different sintering materials content, (a) (TiO₂) on top, (b) (CaCO₃) on left and (c) (MgO) on right in all direction (X direction in black, Y direction in red and Z direction in blue), direct lines indicate the shrinkage before adding materials

Taken from H. Li et al.(2023)




Figure 3.7 DLP technique for AlN 3D manufacturing
Taken from Y.Tang et al.(2024)

3.3.1.2 Powder Bed Fusion

In powder bed fusion, a source of laser melts ceramic powders and forms a solid material. In (S. Chen et al., 2022), the author applied laser powder bed fusion to fabricate alumina ceramics with a very low shrinkage rate with adequate strength, which may be suitable for MEMS that need precise alignment. More efforts are also reported in (Lomakin et al., 2020; Stoll, Kirstein, & Franke, 2018), in which the laser-assisted selective and selective laser melting fabrication processes are shown. In these works, a laser is used to form deposited metallization on an alumina substrate to create transmission lines. The first process helps to fabricate the desired metallization on low-loss ceramic substrates like alumina, while the second process helps to fabricate 3D metallization with good adhesion of metal to alumina after heating during the fabrication. Like alumina in the previous section, there are plenty of AM technologies to fabricate zirconia ceramics (G. Y. Su et al., 2023; Yoo, Pang, Kim, & Jung, 2023; Willems et al., 2021). Two important challenges are considered in several works for the manufacturing of zirconia in SLS technology (X. P. Zhang, X. Wu, & J. Shi, 2020; Klocke, Derichs, Ader, & Demmer, 2007; Q. Liu et al., 2015). First, powder characteristics. The density of the powder is directly proportional to the size of the powder bed and the final structure of the zirconia

ceramic, and it could be increased by certain slurry deposition. Indeed, blending the powder with another low melting point solvent may enhance liquid phase sintering and subsequently result in a denser ceramic structure in laser processing. The second parameter is laser parameters. The velocity and power of the laser affect the final manufactured ceramic. As seen in Figure 3.8, laser power and velocity can clearly determine the surface of zirconia ceramic. For MEMS fabrication on a zirconia sample, a denser compound and fewer cracks and holes may help better surface microfabrication that has a direct influence on MEMS device performance. Another technology for zirconia ceramic fabrication is called laser melting and is almost identical to the previous technology, with one exception. This is a one-step process without any post-process like a low melting step. As reported in other works, the disadvantage of this process is the low density of the final ceramic product. To address this issue, a preheating process is supposed to be the most effective way (X. P. Zhang et al., 2020). Illustrations in Figure 3.9 show cracks that are more distributed and decreased when the preheated temperature increases in treating ceramic powder. Moreover, in (K. Zhang, Meng, Qu, & He, 2024), a comprehensive study on defects in ceramics is presented. Challenges and solutions to control defects are extensively studied. Pore, crack, delamination, and surface defects are addressed in this review work.




Figure 3.8 Laser power and velocity variation effect on surface morphology of zirconia sample

Taken from X.Zhang et al.(2020)




Figure 3.9 Preheat temperature effect on sample cracks
Taken from X.Zhang et al.(2020)

3.3.1.3 Binder and Material Jetting

In material jetting technology, the repeated processes of curing different materials with UV light are performed to create a 3D structure. The advantage of this process over Vat polymerization is that no further post-cure process is needed. Moreover, in binder jetting, layers of ceramic powder are attached to each other with a liquid. Inkjet printing is one of the techniques used in binder jetting that is applied in zirconia fabrication. This is a fast and economic process that makes it one of the most suitable approaches in AM of zirconia ceramics. The process starts with the drawing of the CAD file for 3D printing, then the preparation of the ink, printing, and sintering process. To improve LTCC ceramics properties and accelerate the fabrication process while avoiding complexity, AM, like other ceramic materials, is used in the manufacturing of LTCC. Comparing different methods, as reported in (C. Y. Liang et al., 2023), one of the best technologies to produce LTCC ceramic substrates is material jetting. In this work, LTCC ceramic ink materials and silver inks are jetted by a 3D printer equipped with a piezoelectric nozzle print. Matching between LTCC material ink solid particles and silver ink is critical in this process and is selected in a way to have a similar

shrinkage rate between ceramic and silver after the sintering process. Indeed, the interaction between ceramic and silver is carefully examined to avoid any significant diffusion of silver into the ceramic (Figure 3.10 and Figure 3.11). Since LTCC ceramic is a suitable candidate to be a substrate or package for silicon-based devices, the ceramic material is chosen in a way to have a close value of CTE to silicon. In this work, this value is close to $4.1 \text{ ppm}/^\circ\text{C}$. The final product, which is a metallized LTCC substrate is validated through different simple applications, a flat substrate with metallization and a curve substrate by a curved shape-printing process. A microstrip antenna is fabricated and S-parameters are measured between 9 and 11 GHz. Results are in good correlation with the simulation and gain of the antenna, showing good dielectric properties of the fabricated antenna (Figure 3.12). In the next application, an arc-shaped substrate with metallization is fabricated. The electrical properties and the shape of the LTCC ceramic substrate remained similar to a flat one, even after the sintering process exhibited a successful fabrication (Figure 3.13).




Figure 3.10 LTCC substrate and surface metallization by MJ technique
Taken from C.Liang et al(2023)




Figure 3.11 Machine for (a) flat and (b) curve printing of LTCC
Taken from C.Liang et al(2023)




Figure 3.12 Microstrip patch antenna and RF measurements including S11, VSWR, and gain.
 (a) 3D perspective of the circuit (b) fabricated circuit (c) S11 simulation and measurement
 (d) VSWR simulation (e) gain and efficiency (f) 3D radiation
 Taken from C.Liang et al(2023)




Figure 3.13 Fabricated curve LTCC with metallization on top by MJ technique. (a) fabricated curved LTCC (b) schematic diagram of the curved surface (c) shrinkage circuit after sintering with side views
 Taken from C.Liang et al(2023)

3.3.2 Non-Additive Manufacturing Technologies

Apart from the ISO classification of ceramic-manufacturing techniques, there are other methods, including conventional and some specific deposition methods in the literature. In the next sections, these techniques are detailed.

3.3.2.1 Conventional Manufacturing

Conventional fabrication of ceramics commonly follows the same process (Figure 3.1). For instance, green sheets of LTCC that are used to fabricate substrates and packages for electronic and microwave circuits are widely produced through conventional methods. The combination of different types of ceramics and glass powders with certain slurries as solvents is used to prepare sheets. In (Aishwarya et al., 2022), depicted in Figure 3.14, a ceramic material that is used (Cordierite) is prepared by ball milling after calcination at 1350 °C. On the other hand, glass powder is prepared by melting process and then the quenching method. Ceramic and glass are then mixed in a ratio of 30:70 in an IPA solution and dried under an IR lamp. At the end of this step, LTCC powder is prepared. In the next step, to prepare LTCC slurry for tape casting, LTCC powder, as shown in Figure 3.15, is mixed with certain solvents, then, plasticizers and homogenizers with proper binders undergo ball milling for a full 24 h to prepare the final slurry. The prepared slurry is then processed in a tape-casting method, covers a suitable substrate as mylar, and is dried up to prepare the final LTCC green sheets.




Figure 3.14 LTCC powder-preparation steps
Taken from Aishwarya et al(2022)




Figure 3.15 LTCC slurry and tape preparation
Taken from Aishwarya et al(2022)

In another work with tape-casting technology, AlN is produced (S. C. Liu, Ye, Liu, Liu, & Li, 2015). During the process, Aluminum dihydrogen phosphate is used to prevent AlN surface particles from hydrolysis. The final product is a well-dense structure with a homogeneous distribution of particles across the ceramic. Flexural strength is 283 MPa and thermal conductivity is around $116 \text{ W} \cdot \text{m}^{-1} \cdot \text{K}^{-1}$.

3.3.2.2 Manufacturing through Deposition Techniques

In addition to the conventional and AM fabrication of AlN, there are other deposition methods used in semiconductor and MEMS fabrication of AlN, Silicon Nitride, alumina, and zirconia. These processes usually take place in cleanrooms where MEMS devices are fabricated. Physical Vapor Deposition (PVD) is a way of creating tens and hundreds of nanometer-thick layers of AlN. DC-reactive sputtering is a kind of PVD that is used to create piezo AlN layers (Shariatdoust & Aghajani, 2018; La Spina, Schellevis, Nenadovic, & Nanver, 2006). Also, chemical vapor deposition is another method and atomic layer deposition is an example of this deposition technique (Alvarez, Spiegelman, Andachi, Kondusamy, & Kim, 2019). These processes also apply to Si_3N_4 ceramics. PVD deposition of Silicon Nitride is reported in (Cotell & Donovan, 1991), as well as CVD in (Sota et al., 2024; Y. D. Zhang et al., 2021).

Alumina e-beam PVD is also reported in (Y. Zhang et al., 2021). Yttria-stabilized zirconia coatings by PVD are reported to create a dense layer in (L. Gao, Wei, Guo, Gong, & Xu, 2016). In the following section, where the application of ceramics in MEMS devices is studied, more details for final fabricated devices based on mentioned depositions are explained.

3.4 Use of Ceramics in MEMS-Based Systems

The use of ceramics in MEMS-based devices and systems can broadly be classified under three main areas: substrates, monolithic fabrication, and packaging. As non-functional substrates, ceramics, once properly polished, can be used as an alternative to other conventional substrates (silicon, glass, quartz) for MEMS surface microfabrication. In monolithic fabrication, ceramics can be part of a MEMS device (e.g., thin-sputtered layers) or as functional polished substrates on which MEMS devices can be fabricated in a single process. Ceramics can also be used for packaging purposes to cap and seal MEMS devices like sensors and switches. As highlighted before, the ceramics materials that are most frequently used for these applications are alumina, zirconia, AlN, silicon nitride, and LTCC. In the following, we review various applications of each of these materials in MEMS-based systems and provide a comparative summary table (as Table 3.2) between them at the end of this section.

3.4.1 Alumina-Based MEMS Devices and Systems

In the literature, several works are conducted in the MEMS area using alumina ceramics. As a smooth substrate for surface microfabrication, there are many works that use the potential of alumina, like in high-temperature sensors. In (J. Han et al., 2014), they use alumina as a substrate to fabricate a Pt sensor. A fabricated sensor is able to work at elevated temperatures (up to 900 °C) due to the very high melting temperature of alumina (Figure 3.16). In (Sharma, Kaneriyaa, Patel, Bindal, & Pargaien, 2013), the metallization of the alumina substrate by Cr, Cu, NiP (Nickel-plated), and Au is performed for the purpose of microwave-integrated circuits. Due to the very low dielectric loss of the alumina substrate, microwave circuits can operate

without significant insertion loss. In (Aslani-Amoli et al., 2021), authors demonstrated an ultra-miniaturized microwave circuit using 80 μm thick alumina ribbon as the substrate. Band Pass Filters and Low Pass Filters are fabricated and the top and bottom of the circuit are connected with internal vias through alumina ribbon. Circuit performance at 28 GHz is compared to the other conventional circuits available in the literature and results are promising. Ultra-miniaturized alumina ribbons help fabricate very small MEMS devices like microwave filters and sensors without losing performance. In (Aquino et al., 2022), a Ka-band cavity filter is fabricated with alumina as a dielectric. In this circuit, alumina is produced with AM technology as 3D printing. This design let the first fourth-order prototype with a high-quality factor (800). The return loss of the cavity filter is 13 dB and the insertion loss is 1.3 dB. Narrowing the size of the irises led to this loss. To avoid this problem, another fabrication of alumina with 3D-printing technology is performed, but this time with a higher resolution. Final devices have the potential to be used as a surface mounting unit due to the compact design ($14 \times 25 \text{ mm}^2$).




Figure 3.16 (a–i) Fabrication process of Pt film, (j) overall view of the sensor, (k) zoomed view of the sensitive area. Performance of the sensor on the right (resistance variation vs. temperature)

Taken from Jie Han et al.(2014)

In another type of application, alumina can be a part of MEMS device structures instead of being a substrate for another MEMS device. In (Y. S. Lee, J. J. Kim, & K. H. Jeong, 2011), an optical miniaturized device as an anti-reflective structure is fabricated using alumina ceramic. First, an aluminum substrate is machined to form a concave structure. After that, a two-step process of anodic oxidation of alumina is conducted on top of that to create nanopores and

arrays of nanonipples. The performance of the fabricated lens in terms of light transmission is illustrated compared to different sizes of pores and nipples and a normal lens which reflects the enhancement of the fabricated device (Figure 3.17). In another work (Suzuki, Horii, Kasagi, & Matsuda, 2004), a similar process for creating alumina is conducted. Anodic oxidation of aluminum created an alumina porous layer with an integrated ignition heater. The alumina layer is a support layer for the Pt catalyst. The measurement shows a heat release rate of around 830 MW/m^3 .




Figure 3.17 Fabrication process of AR lens (a) fabrication steps of AR lens, (b) polished surface of the curved aluminum (c) nanoporous alumina on curved aluminum (d) final optical image of the lens (left), AR lens vs. normal one comparison (top right), (a) AR lens on a yellow light, (b) nanopillars created by anodization of aluminum (bottom right)

Taken from Y.S.Lee et al(2011)

In (László, András, Timár-Horváth, Desmulliez, & Dhariwal, 2008) as a sensing purpose, a Relative Humidity (RH) capacitive sensor is fabricated. The sensing layer is a porous alumina layer and the whole process is conducted by a monolithic CMOS-MEMS process. Based on this paper, sensing of the fabricated device is much higher than the average of the literature and is around $15 \text{ pF/RH}\%$ compared to $0.2\text{--}0.5 \text{ pF/RH}\%$ in other works. In another work for sensing purposes, high-temperature handling of alumina is the main feature of the fabricated sensor. A micro-hotplate is fabricated, which comprises gallium oxide as a sensing layer and an alumina-suspended membrane that is sandwiched between two platinum layers. The

alumina layer, compared to silicon nitride, can handle 650 °C for 110 h, while with silicon nitride, the micro-sensor is damaged within a few seconds. Carbon monoxide and nitrogen dioxide were sensed with the fabricated device under high temperature. The fabricated device under test and its performance are shown in Figure 3.18 (H. I. Jeong, G. Choi, & J. Kim, 2020).




Figure 3.18 Alumina membrane gas sensor fabrication process (left), gas sensor under test in different temperatures (a–c) Si₃N₄ and (d–f) Al₂O₃ μHP (right)
Taken from H.I.Jeong(2020)

Finally, when it comes to the packaging of the MEMS devices, alumina can be a suitable candidate. There are several works demonstrating the application of alumina. In (J. Zekry et al., 2011), a wafer-level MEMS fabrication using an alumina nanopore layer is conducted. The alumina layer is around 2 to 3 μm and is sealed with silicon nitride to make the packaging stronger. Pores are 15–20 nm, and they are fabricated with the silicon oxide sacrificial layer and an HF release process. The fabricated RF device as a CPW transmission line is measured with s-parameters and the RF loss due to the package is very negligible up to 67 GHz (Figure 3.19). Another similar work also has been conducted to encapsulate the MEMS device with an anodic process of alumina. The pressure inside the package after the glow discharge due to the high voltage on the MEMS-suspended membrane is measured and is decreased from 50 μtorr to 2 μtorr (V. Maharshi, M. Kumar, A. Agarwal, & B. Mitra, 2023). In (D. Yildirim, G. P. Li, & M. Bachman, 2016), nanopillars of alumina with deep pores around 20–30 μm are

fabricated. the high aspect ratio fabricated alumina pillars can be a good housing for many MEMS devices for packaging purposes under high-temperature environments (Figure 3.20).




Figure 3.19 Fabricated bridge sealed with Alumina and silicon nitride (left). Measured S-parameters (right)
 Taken from J.Zekry et al.(2011)




Figure 3.20 Fabricated alumina nanopores with high aspect ratio (a) Two-step anodization process. (b) Cu seed layer deposition process. (c) Photoresist spin coating process. (d) Photolithography and patterning processes. (e) Cu electroplating process. (f) Removal of photoresist. (g) Etching of cu seed layer. (h) Etching of AAO membrane (left). Thin film packaging using glow discharge (center) and fabricated view from top illustrating anode and cathode metals (a) top view (b) SEM image (right)
 Taken from V.Maharshi et al, D.Yildirim et al.(2023; 2016)

3.4.2 Zirconia-Based MEMS Devices and Systems

Zirconia ceramic materials are used in several works involving MEMS structures, as a substrate, MEMS device, and packaging solutions. As a substrate, in (Oblov et al., 2015) a zirconium oxide membrane is fabricated for sensing purposes. The membrane is fabricated using slip casting under mechanical pressure and annealing process. Particle sizes of fabricated membranes are around 20 nm. The sintering process is also reported to be 1150 °C. The fabricated membrane is about 10 μm thick and the roughness is appropriate for the deposition of sensing the platinum layer. The application of zirconium oxide is due to its low CTE, which is about $2.5 \text{ W} \cdot \text{m}^{-1} \cdot \text{K}^{-1}$. This makes the sensor consume less power compared to an alumina membrane. The fabricated sensor is suitable for combustible gases and gas-fire detections. In another study (R. Zeiser et al., 2015), different substrates are used for an MEMS pressure sensor to analyze the effect of each substrate. Different ceramic substrates including AlN, Si₃N₄, Zirconia-silicate, and LTCC are used. Among them, LTCC and zirconia-silicate exhibit better performance in terms of mechanical and thermal stress reduction and cross-sensitivity enhancement, which totally increases the reliability of the MEMS device (Figure 3.21). As a flexible substrate, Yttria-Stabilized Zirconia (YSZ) is used to fabricate thin-film solar cells. The surface of the substrate is smooth, and the roughness (20 nm) does not need any modification like polishing. Copper indium gallium diselenide (CIGS) is deposited on top of the YSZ substrate. A 3000-angstrom molybdenum layer was deposited on the back of the substrate. Then, a 120-angstrom-thick layer of sodium fluoride is evaporated on top. Then on top of that, a 2 μm-thick CIGS layer is evaporated. The fabricated flexible device is illustrated in Figure 3.22. As reported in this paper, this device may open the door to fabricating many flexible MEMS devices, like high-temperature sensors that are able to work in high temperatures (D. Fobare et al., 2014).




Figure 3.21 Flip-chip assembly on zirconia-silicate
Taken from R.Zeister et al.(2015)




Figure 3.22 Fabricated flexible solar cell
Taken from D.Fobare et al.(2014)

In (K. H. Cheah, P. S. Khiew, & J. K. Chin, 2012) a zirconia MEMS-based micro-thruster is fabricated using a gel-casting method on polydimethylsiloxane (PDMS). In Figure 3.23, process fabrication is presented. After casting the zirconia ceramic suspension on PDMS and machining to form the structure, conductive pastes are printed, and after sealing, the device is sintered. Shrinkage after sintering is around 10–15%. Based on this paper, the formation of the structure can further be enhanced by using other techniques in MEMS fabrication like lithography. Current fabrication is a prototype that can be used for micro-propulsion systems that are able to work under harsh environments such as high-temperature, corrosive, and oxidative. In (G. M. Lin, C. L. Dai, & M. Z. Yang, 2013), an ammonia sensor is fabricated

using 0.18 μm CMOS technology integrated with a readout circuit. The sensor has interdigitated electrodes and a sensitive film, which is a zirconium oxide layer, and is deposited as a post-processing approach. Post-processing includes a sacrificial layer deposition and etching to create an opening by following the sol-gel method, which involves dropping zirconium oxide by micro-dropper and then calcinating it at 100 $^{\circ}\text{C}$. The fabricated sensor and measurement results are available in Figure 3.24; the sensitivity of the sensor when ammonia gas is introduced at about 4.1 mV/ppm is also shown.




Figure 3.23 Fabrication process of micro-thruster
Taken from K.H. Cheah et al.(2012)




Figure 3.24 Ammonia sensor and readout circuit (left), fabricated circuit (center), measured results of the sensor (right)
Taken from G.M.Lin et al.(2013)

For the packaging aspect, titanium, zirconium, and Zr-Ti alloy are deposited under an ultra-high-vacuum condition. Grain sizes of layers are measured, and their values differ when the thickness of a deposition charges. It is found that the single metal layer has a lower grain boundary density. While it is stated in this paper that higher grain boundary density may lead to higher absorption of gases, the alloy has a better absorption, in conclusion. So, for the packaging purposes of an MEMS device, using a Zr-Ti alloy layer with a lower thickness may help to absorb more gases during the activation of an MEMS getter layer (Lemettre et al., 2023).

3.4.3 Aluminum Nitride-Based MEMS Devices and Systems

Due to the high thermal conductivity, the decent electrical properties of AlN, and its compatibility with other materials in the fabrication of MEMS devices, like silicon in the CMOS-MEMS process, it has been widely used and reported in the literature for the past decades. Since MEMS fabrication needs a very smooth surface, in (Z. Z. Zhou, J. L. Yuan, & B. H. Lv, 2009), AlN is reported as a substrate that needs to be polished before any MEMS fabrication. For this polishing and lapping process, SiO₂ is used as a slurry, and other parameters like load on the sample and rotation speed are tuned in a way that the final roughness of the surface is around 6 nm, which is excellent for MEMS fabrication. Indeed, gaps found on the finishing surface of the substrate have an adverse effect on the fabricated MEMS device as well as AlN properties. For this reason, as advised in this paper, the AlN substrate should be as compact as possible before the final sintering of the ceramic (Figure 3.25). Following this issue in (Hassan et al., 2024), aluminum nitride-yttria ceramics are produced, aiming for a better substrate. Mechanical properties, including flexural, are enhanced through pressure-assisted two-step sintering at 1680 °C. After sintering, a post-process, which is microstructural freezing, is conducted. The result grain size of the ceramic is reduced from 2.21 μm to 1.08 μm.




Figure 3.25 Polishing machine (left), gaps found on the surface of AlN after polishing (right)
Taken from Z.Z.Zhou et al.(2009)

As a MEMS device, AlN has gained great attraction during the past years, especially as a piezoelectric device. Capacitive Micromachined Ultrasonic Transducers (CMUTs) and Piezoelectric Micromachined Ultrasonic Transducers (PMUTs) are among the most reported devices in the literature (Cai et al., 2022; Proto, Rufer, Basrour, & Penhaker, 2022; S. T. Haider, M. A. Shah, D. G. Lee, & S. Hur, 2023; Ledesma, Zamora, Uranga, Torres, & Barniol, 2021). Due to the need for high voltage in CMUTs and small voltage in PMUT devices, the latter attracted more people. MEMS microphones, speakers, and energy harvesters benefit from the piezoelectric feature of AlN. In Figure 3.26, some of the PMUT devices utilizing AlN and Si_3N_4 as ceramic materials are shown (Figure 3.27) (Ledesma et al., 2019; Horsley et al., 2016; W. J. Liu et al., 2019). In the telecommunication area, AlN MEMS-based devices are widely reported and investigated. In (Xie & Nguyen, 2020; Ding et al., 2022; A. M. Gao, Liu, Liang, & Wu, 2020; A. M. Gao et al., 2019), AlN Bulk Acoustic Wave (BAW), Surface Acoustic Wave (SAW), and lamb-wave resonators and filters are among the most-reported devices. In Figure 3.28, some of the 3D and cross-section views of these devices are shown.




Figure 3.26 (a) A PMUT device top view (b) cross section with different layers including AlN piezo layer

Taken from S.T. Haider et al.(2023)




Figure 3.27 Different types of PMUT devices in arrays, (a) top view of a PMUT device, (b) arrays of PMUTs 3D design, (c) top view of arrays of PMUTs, (d) dimensions of PMUT arrays as a MEMS chip on CMOS device

Taken from S.T. Haider et al.(2023)




Figure 3.28 (a) A 3D view of AlN lamb wave resonator, (b) cross-section of AlN BAW resonator, (c) cross section of resonator with centered anchor, (d) cross section of a conventional lamb wave resonator

Taken from S.T. Haider et al.(2023)

For the packaging of MEMS devices, since AlN has excellent thermal and electrical properties like high thermal conductivity, low CTE, and high insulation, it is a good candidate for packaging MEMS high-power devices as heat sinks. In (Kanechika et al., 2018), a novel AlN filler approach was used to produce a high-thermal conductive resin for packaging MEMS devices. The thermal conductivity of epoxy resin filled with AlN filler in this work could reach $12 \text{ W}\cdot\text{m}^{-1}\cdot\text{K}^{-1}$.

3.4.4 Silicon Nitride-Based MEMS Devices and Systems

Intense research has been conducted for several years on silicon nitride ceramics when it comes to their application on MEMS. Apart from the preparation of Si_3N_4 with different approaches in the AM area, there are other techniques available in the MEMS area for producing Si_3N_4 thin films and substrates. Among them, we can mention CVD, PECVD, and ALD, which all lead to a thin film of Si_3N_4 . As an application in the substrate of a MEMS device, Si_3N_4 is usually used to cover silicon wafers. High mechanical strength, gradual stress control, and corrosion prevention of silicon during the wet etching process are reasons for covering silicon wafers with Si_3N_4 . Almost all MEMS devices can benefit from Si_3N_4 properties. In space and communications, biomedical, optics, and automobiles, we can mention RF-MEMS, sensors, and optical MEMS devices that use Si_3N_4 as a passivation layer when contact between RF and DC routes happens. On the other hand, it can be used as a dielectric layer to create a parallel plate capacitor. Due to its high dielectric constant and breakdown value, it is possible to fabricate very thin capacitors with high capacitance ratios that can handle high voltages (Koutsourelis, Siannas, & Papaioannou, 2017; Persano et al., 2023; Rahman, Johnson, McCallum, Gauja, & Ramer, 2013; Shi et al., 2013). Advances in silicon photonics in the past three decades, thanks to the properties of Si_3N_4 , and its compatibility with CMOS technology, opened new doors to enhance optical communications in silicon-based MEMS devices, whether in the passive or active domain. As a passive optical MEMS device, we can mention couplers and splitters reported in (X. T. Zhu et al., 2024; Zheng et al., 2023), while as an active device, which is compatible with CMOS technology, we can mention the micro-ring modulator and PZT-covering Si_3N_4 waveguide (J. Wang, Liu, Harrington, Rudy, & Blumenthal, 2022).

For switching purposes in several works, Silicon Nitride optical switches are reported. In (S. Sharma, N. Kohli, J. Brière, F. Nabki, & M. Ménard, 2022), actuators with induced voltage move the optical waveguide and couple signals between the fixed and movable lines. Loss in this configuration is measured between 4.64 dB and 5.83 dB. As reported in this paper, this device promises improved tunable transceivers operating in C-band. Silicon nitride is also applied to the packaging of sensitive MEMS devices (Figure 3.29). As an example in (Seetharaman et al., 2010a), a capped BAW MEMS device is illustrated. The sealing of the MEMS device is implemented in a way that handles mechanical damage and loads due to external pressures from the dicing and wire-bonding wafer. As a result of this work, it is reported that this type of packaging can protect MEMS devices during mass production (Figure 3.30).




Figure 3.29 SEM image of the fabricated optical 3×1 switch with zoom views and dimensions, (a) fabricated device top view; (b) mechanical stopper gap; (c) switching actuator gap; (d) air gap of the gap closing actuator; (e) air gap closing interface; and (f) etch profile of the optical stack.

Taken from S.Sharma et al.(2022)




Figure 3.30 Silicon Nitride sealing fabrication process
Taken from Seetharaman et al.(2010b)

3.4.5 LTCC-Based MEMS Devices and Systems

LTCC ceramic materials can be a suitable option for integration with different MEMS devices, including sensors, microfluidics, and switches. Since LTCC ceramics are fabricated as the layer-by-layer process (conventional process) or as a whole 3D structure by printing (AM process), they could be used either as a package, a substrate with embedded passive components, or as a miniaturized device itself. As a substrate, if a conventional method is used to fabricate LTCC, the surface of the substrate before any MEMS process needs to be polished to reduce surface roughness to tens of nanometers. There are several works reporting this issue and solutions to overcome it. Usually, a chemical mechanical polishing machine with a proper slurry that includes nanometer-sized particles is used to reduce roughness as well as waviness of the substrate. As a non-functional substrate, LTCC, like other ceramics mentioned in previous sections, and other conventional substrates, like silicon and glass, are used for surface microfabrication. In (Cianci et al., 2007), RF-MEMS switches are fabricated on top of LTCC

substrates. In (Kolpe, Giramkar, Chaware, Joseph, & Phatak, 2015; Kumar, Suri, & Khanna, 2018) , micro-heaters are fabricated either by PVD sputtering after polishing or by metallization by the LTCC process. LTCC substrates, on the other hand, can be fabricated as functional substrates to embed metallization that either could be DC or RF lines, cavities formation, and vertical vias from the bottom to the top of the LTCC. There are several works that report the integration of the functional LTCC with previously fabricated MEMS devices. MEMS chips could be bonded to the LTCC by bonding from the chip contact pads to the LTCC vertical vias. In (E. Fallahnia & Kouki, 2023), a novel monolithic LTCC-MEMS process is reported, which is one process, LTCC and MEMS devices are fabricated together without the need for challenging post-processing, like alignment for bonding in other processes like the CMOS-MEMS process. Due to the nature of LTCC, which has a rough surface and shrinkage in X, Y, and Z directions, solutions are offered to facilitate the fabrication process as a monolithic one. The roughness of LTCC surface plus via bumps are controlled in a custom polishing process, and shrinkage is compensated with a straightforward solution to fabricate MEMS on top of LTCC vias with less than few micron misalignments. To prove that the process is practical, a capacitive RF-MEMS device is fabricated on top of the functional LTCC substrate while RF and DC control routes are buried inside LTCC layers. As shown in (E. Fallahnia & Kouki, 2023), RF performance is reported, and it is on par with what is available in the literature as a low-loss switch (Figure 3.31 and Figure 3.32). LTCC ceramics can be used as a miniaturized device itself. There are several works reporting LTCC devices as microfluidic devices. Like in (Gongora-Rubio, Espinoza-Vallejos, Sola-Laguna, & Santiago-Avilés, 2001), as a gas flow sensor, holes act as channels. In (C. Li, Tan, Xue, et al., 2014), pressure sensors are reported that are integrated with other electronic chips. Humidity sensors are also reported in (Smetana & Unger, 2008). Since LTCC could be fabricated layer-by-layer as a 3D structure, multifunction sensor fabrication is also feasible. Like in (Belavic et al., 2016), LTCC acts as a fluidic device hosting other heaters and optical sensors as a whole multifunction system. A movable capacitive force sensor as a cantilever with a one-side fixed anchor is reported (Fournier). A special sacrificial layer during the fabrication of an LTCC is used to create the gap between the cantilever bridge and the bottom electrode, which will be removed later for the structure.

Table 3.2 Application of different ceramics in three different categories for MEMS

Ceramic	Use in MEMS		
	Substrate	Monolithic/Part of device	Package
Alumina	Temperature Sensor (J. Han et al., 2014), Microwave Circuit (Sharma et al., 2013), (Aslani-Amoli et al., 2021), (Aquino et al., 2022)	Optical MEMS device (Y. S. Lee et al., 2011), (Suzuki et al., 2004), RH sensor (László et al., 2008), Gas sensor (H. I. Jeong et al., 2020)	Wafer level packaging (J. Zekry et al., 2011), (V. Maharshi et al., 2023), (D. Yildirim et al., 2016)
Zirconia	Gas sensor (Oblov et al., 2015), Pressure sensor (R. Zeiser et al., 2015), Flexible substrate (D. Fobare et al., 2014)	Micro thruster (K. H. Cheah et al., 2012), Ammonia sensor (G. M. Lin et al., 2013)	Alloy for gas absorbing in package (Lemette et al., 2023)
AlN	Machining substrate for MEMS (Z. Z. Zhou et al., 2009), (Hassan et al., 2024)	CMUT, PMUT (Cai et al., 2022; Proto et al., 2022; S. T. Haider et al., 2023; Ledesma et al., 2021), SAW, BAW resonators (Ledesma et al., 2019; Horsley et al., 2016; W. J. Liu et al., 2019)	Heatsink package (Kanechika et al., 2018)
Si₃N₄	Passivation layer for Capacitors (Koutsourelis et al., 2017; Persano et al., 2023; Rahman et al., 2013; Shi et al., 2013)	Optical coupler, splitter (X. T. Zhu et al., 2024; Zheng et al., 2023), Micro ring modulator (J. Wang et al., 2022), Optical Switch (S. Sharma et al., 2022)	Capping and sealing BAW resonator (Seetharaman et al., 2010a)
LTCC	RF-MEMS switch (Cianci et al., 2007), Micro heater (Kolpe et al., 2015; Kumar et al., 2018)	Monolithic LTCC-MEMS process (E. Fallahnia & Kouki, 2023), Gas flow sensor (Gongora-Rubio et al., 2001), Pressure sensor (C. Li, Tan, Xue, et al., 2014), Humidity sensor (Smetana & Unger, 2008), Fluidic (Belavic et al., 2016), Cantilever (Fournier)	RF/Optical Switch, Sensors capping and embedding (Fournier)

LTCC is also used for packaging and its implementation is of it is well-reported for different RF-MEMS, MOEMS, sensors and optical circuits (Karioja et al., 2014). Some examples are shown in Figure 3.33.




Figure 3.31 LTCC layers with embedded vias, cavities, and metallization as active substrate: (left) polished surface with vias on top, (right) active component and MEMS devices on top after final monolithic fabrication
 Taken from E.Fallahnia et al.(2023)




Figure 3.32 Fabricated capacitive MEMS switch with LTCC MEMS monolithic process, (a) Top image of the fabricated switch, (b) enlarged view (c) SEM image (left) LTCC-MEMS process flow (right)
 Taken from E.Fallahnia et al.(2023)




Figure 3.33 Cavities and via holes acting as a fluidic system for sensing application with embedded sensor

Taken from Fournier (2010)




Figure 3.34 Fabricated cantilever with LTCC ceramic materials (left) LTCC hotplate (right)

Taken from Fournier (2010)




Figure 3.35 LTCC humidity sensors made of different LTCC ceramic materials

Taken from Fournier (2010)

3.5 Conclusion

In this review paper, the use of ceramics for MEMS devices and systems is discussed. Because MEMS devices are delicate and fragile, there is a need to mount, assemble, and pack them. Furthermore, MEMS devices may need to operate in harsh environments, where they are susceptible to high temperatures or chemical corrosion. For these and other considerations, ceramics can be the materials of choice for MEMS-based systems. The unique properties of ceramics, including close CTE values to silicon and high tolerance to elevated temperatures, mechanical and electrical shock, and their extensive use in other non-MEMS circuits and packaging applications make them suitable for MEMS-based systems. While there is a large variety of ceramic materials, the focus has been placed on the five most frequently used ones in this review, namely, alumina, zirconia, aluminum nitride, silicon nitride, and LTCC. Conventional manufacturing of ceramics has been a common process used for many years. However, due to the emergence of 3D-printing technology, additive manufacturing of ceramics paved the way for faster and easier fabrication of more complex ceramic structures, avoiding the lengthy and costly post-process steps associated with conventional methods. Consequently, more applications using ceramic-based MEMS devices are now available in simpler and more efficient ways. Looking ahead, it is expected that as ceramic-based MEMS devices and systems continue to develop and mature, they will be able to offer more reliability and cost-effectiveness in many systems such as automobiles, factory and plant safety systems, biomedical and communication equipment, and more.

CHAPTER 4

Compact LTCC-Integrated Fully Decoupled Biasing for Wireless Sensors

Ehsan Fallah Nia ^a, Ammar Kouki ^b

a,b Département de Génie Électrique, École de technologie supérieure,
1100 Notre-Dame Ouest, Montréal, Québec, Canada H3C 1K3

Manuscript accepted for publish in *IEEE SENSORS Conference*, October 2025

Abstract

This paper presents the design, simulation, fabrication, and measurement of a compact bias-tee fully embedded in an LTCC substrate suitable for wireless sensor applications. The structure features two parallel-plate capacitors, one at each RF port, and a centrally placed inductor for DC injection, providing complete DC isolation while maintaining RF continuity. Unlike conventional bias-tees, this configuration isolates both RF ports from DC bias, making it ideal for sensitive RF front ends and embedded sensor systems. Simulated and measured S-parameters confirm excellent RF performance with low insertion loss and high isolation. The device was fabricated using DuPont 951 LTCC, and its internal structure was validated using X-ray imaging. This embedded bias-tee enables reliable, compact integration in multi-functional sensor systems, supporting co-packaged RF components and minimizing interference in high-density multi-layered devices and circuits.

Keywords: bias-tee, MEMS, LTCC, monolithic fabrication, wireless sensors

4.1 Introduction

Advanced wireless sensing systems utilized in defense, automotive, satellite communication, aerospace and other applications require the seamless integration of active sensor devices with radio communication circuitry. There are several works that demonstrate miniaturized devices with the possibility to be integrated in a wireless sensing system like radio-frequency microelectromechanical systems (RF-MEMS) power (Z. Zhang et al., 2025), temperature

(Huang et al., 2024), pressure (Tulaev et al., 2024), and humidity sensors (Chung, Liang, Cheng, Yip, & Fang, 2014). The incorporation of these types of miniaturized sensors, which may include MEMS switches, tunable capacitors, and varactors, necessitates the development of compact, highly reliable biasing circuits to ensure optimal performance and stability (Gu, Qiao, Wang, Cai, & Zhang, 2024; Hikmat & Ali, 2017; Z. Zhang, Gu, & Liu, 2023) while keeping cost and size to minimum. A bias-tee is a three-port device that enables the concurrent transmission of radio signals between two ports while supplying the necessary DC bias through a third port. Conventional bias tees, see Figure 4.1a, are typically discrete and bulky components that provide DC decoupling only on one side, i.e., one of the RF ports. If a single DC bias is required, e.g., a diode, an additional decoupling capacitor is usually required and added at the second RF port. When dual biasing is needed, e.g., a transistor, two bias tees are used as shown in Fig. 1a so that full DC decoupling is insured. However, in miniaturized wireless sensor modules where both RF ports interact with sensitive components, maintaining full DC decoupling at both ends is imperative to mitigate leakage currents, signal distortion, and potential component damage. In such cases, discrete bias tees are not adequate and having highly compact biasing structures that can be easily integrated with miniaturized sensors and provide full DC decoupling is a desired optimal solution. To this end, a novel bias tee architecture is introduced, see Fig. 1b and implemented using Low-Temperature Co-Fired Ceramic (LTCC) technology. This architecture incorporates capacitive DC isolation at both RF ports and one or two embedded RF chokes. By integrating key passive structures such as parallel-plate capacitors, inductors, and via transitions within the LTCC multilayer stack, the proposed design achieves a highly compact footprint optimized for high-density integration. This configuration is particularly advantageous for advanced sensing platforms, as it enhances electrical isolation, preserves RF signal integrity, and ensures mechanical robustness, making it well-suited for modern wireless sensor applications. The proposed design can be used in two distinct ways for sensor integration: (i) monolithically through a MEMS on LTCC process (E. Fallahnia & Kouki, 2023) where the MEMS sensor is fabricated on a functional LTCC substrate that incorporates the bias tee or (ii) discretely by mounting the sensor between the two ports of the bias-tee by techniques like wire-bonding, flip-chip or soldering.

The rest of this paper is organized as follows: section two, presents the proposed bias-tee module and its EM full-wave simulation results. In section three, the fabrication of the bias-tee based on the dense, 3D functional multi-layer LTCC technology is explained. Section four presents measurement results and compares them to simulations.

4.2 Design and Simulation of the proposed Bias-tee




Figure 4.1 (a) Conventional bias-tee circuit (b) integrated bias-tee with sensor component

4.2.1 Design of the Bias-tee and its key embedded components

The proposed bias-tee is designed based on the functional Multi-layer LTCC technology. For this design, 13 sheets of 2 mil and two sheets of 10 mil layers from Dupont 951 material is chosen. While the first layer is dedicated to the surface Coplanar Waveguide (CPW) line (signal = 150 μm , gap = 50 μm) metallization, second and the third layers are used to form parallel plate capacitors for both input and output of the bias-tee. At the isolation port, a capacitor bank including six parallel plate capacitors are placed in parallel configuration to strengthen the isolation and grounding of the bias-tee. Between the isolation port and the input/output ports, a high impedance inductor is placed on the 10th layer of 2 mil sheet to connect the through path to the isolation port.

In Figure 4.2, we can observe a 3D view of the bias-tee. Two parallel plate capacitors at input/output ports are designed to have 1pF capacitance. Their dimensions are $800 \times 700 \mu\text{m}^2$, the dielectric thickness between plates are a 2-mil sheet and with Dupont 951 material, ϵ_r is around 7.5. The inductor length and width are $1250 \times 40 \mu\text{m}^2$. Designed value of the inductor is almost 3 nH. Finally, the capacitor bank, including six parallel plate capacitors that are in parallel configuration with the same dimensions of the coupling capacitors in port one and two, are placed at port three. The total module dimension is $3.5 \times 3.5 \times 1.1 \text{ mm}^3$. For this design, the area between the input and output port there is a CPW line where it is the potential spot for the sensor to be either fabricated monolithically with embedded bias-tee or mounted on the module.

4.2.2 EM simulation of the bias-tee module based on the designed parameters

For the proposed design, EM full-wave simulation using Ansys HFSS is performed from 3 to 8 GHz. Insertion loss better than 0.5 dB and return loss better than 20 dB for almost entire band between port one and two as well as isolations between port three and other ports are achieved. Results are illustrated on Figure 4.3.




Figure 4.2 3D view of the bias-tee module




Figure 4.3 EM full-wave simulation of the bias-tee module

4.3 Fabrication process of the bias-tee module

Fabrication process of the bias-tee is done through the standard process of LTCC (Manzillo et al., 2016). Green tapes of LTCC are individually punched and then filled with silver paste to

form the vertical via connections. Conductor printings are performed using silver pastes to create parallel plate capacitors and the inductor as well as the CPW line at the surface layer. Vias from the top metallization to the capacitor plates and the inductor are formed with laser ablation and their diameters are $50\ \mu\text{m}$ and the other vias for grounds of the circuit are punched with $150\ \mu\text{m}$ diameter. Then all the layers are aligned and stacked together for lamination. In the next step, dicing is done in which, the whole stack is cut by laser ablation process into smaller pieces that on each of them, there are multiple fabricated bias-tees to validate the target design. At the final step, all the smaller tiles are placed into the oven and sintered to up to $900\ ^\circ\text{C}$ to create a robust, dense 3D structure. In Figure 4.4 and Figure 4.5, we can see the fabricated bias-tee from top view and the X-Ray image, to see layers and vertical vias of the module inside the LTCC substrate. After the fabrication, an anisotropic shrinkage happens to the fabricated device. For Dupont 951, the shrinkage in X and Y is 12.7%, and in Z direction is around 15%. Also, it is worth mentioning that the thickness of printed conductor after the co-firing process is around $8\ \mu\text{m}$. Regarding the shrinkage factors, the initial design parameters are tuned based on the fabricated bias-tee after the sintering and applied shrinkages.




Figure 4.4 Fabricated bias-tee from Top view

Metallization on the surface of the module are printed to have access for the measurement. In case of integration of a sensor with the bias-tee in a monolithic fabrication process, the surface

is polished to nm roughness levels and only vias from internal layers are remaining at the surface. By proper alignment as detailed in (E. Fallahnia & Kouki, 2023) and surface microfabrication process, sensor and transmission lines can be fabricated at the surface where RF and DC vias are located.




Figure 4.5 (a) X-ray top view of the whole tile with multiple bias-tee modules, (b) Zoomed view of a bias-tee from top, (c) Angle view of the bias-tee with vertical vias connections

4.4 Fabrication measurement results and discussion

Measurements of the bias-tee module is carried out using three GSG probes connected to a PNAX on a probe station (Figure 4.6). Calibration is done with Thru-Reflect-Line (TRL) method for three ports. Frequency range of measurements is set from 3 to 8 GHz and the S-parameters values are extracted from three ports to validate insertion loss and return loss between port one and two and the isolation between port three and the other two ports. Measurement results are shown on Figure 4.7. Differences between the isolation values from port three to one and two is because of the anisotropic shrinkage that happens to the LTCC and

in this case, minor differences in the capacitance dimensions at each port are causing the issue. Nevertheless, the results maintain perfect isolation at each port and variations are negligible. Based on the measurement results, we can see a strong correlation between the EM simulation and measured S-parameters. Regarding the wideband performance that covers C-band, some 5G and 6G bands as well as Wi-Fi 7 and 8, and also the compactness of the bias-tee module, it can be a suitable embedded component to be integrated with miniaturized RF sensors, including the RF-MEMS power sensors, thermopile sensors, pressure sensors and more in a wide variety of applications. Decent isolation between DC and RF at all ports, help to increase the performance of the sensor and the integrity of the whole wireless sensor system.




Figure 4.6 Measurement of the bias-tee module using three GSG probes




Figure 4.7 Measured S-parameters of the bias-tee module

4.5 Conclusion

A novel bias-tee design has been successfully demonstrated using LTCC technology, featuring dual capacitive DC isolation at each RF port and an embedded inductor for bias injection. The design was thoroughly validated through simulation, fabrication, and experimental measurements, showing excellent agreement with optimum RF characteristics. Its compact form factor, enabled by multilayer LTCC integration, makes it well-suited for embedding in sensor nodes, especially where signal integrity and DC isolation are critical. Furthermore, the use of LTCC allows for robust packaging in harsh environments and offers the potential for co-integration with additional passive or active devices with sensing elements. This work establishes a foundational component that can serve both as a reliable biasing interface and as an enabling technology for next-generation RF sensor modules. Future work includes incorporating active and passive sensor elements and evaluating performance in complete sensing platforms.

CHAPTER 5

Field Programmable Frequency Agile Microwave Amplifier based on Monolithic LTCC-MEMS Process

Ehsan Fallah Nia ^a, Mehdi Khoee^b and Ammar Kouki ^c

a,b,c Département de Génie Électrique, École de technologie supérieure,
1100 Notre-Dame Ouest, Montréal, Québec, Canada H3C 1K3

Manuscript to be submitted in *IEEE MTT journal*, October 2025

Abstract

In this work, a Field Programmable Microwave Amplifier (FPMA) using LTCC-MEMS process is proposed and detailed in design, fabrication and measurement. With the advantage of RF-MEMS technology and LTCC 3D multi-layer substrates, miniaturized Distributed MEMS Transmission Line (DMTL) tuners embedded inside the LTCC layers are developed. Using monolithic LTCC-MEMS process, RF-MEMS capacitive switches are fabricated at top of functional LTCC substrates that embed vertical transitions of the DMTL to enable frequency tuning in different wide-bands. Lower band (LB) from 3 to 5 GHz and Higher Band (HB) from 5 to 8 GHz is determined for the operation. Reconfiguration is achieved using embedded reflectometer sniffers that are placed at the input of the DMTL tuners cascaded to GaN transistor device. Best MEMS switch combinations for impedance matching are detected with embedded sniffer and proper voltage controls are sent to the switches for actuation. The present designs are able to achieve stable gains for the amplifier close to maximum stable gains with minimum losses. Tuners' coverage in designated frequency band and their ability to cover areas for impedance matching are illustrated. Indeed, sniffer performance in detecting optimum gamma points for switch combinations is also investigated and decent performance for the entire band is obtained.

Keywords: RF-MEMS, Monolithic process, LTCC, sniffer reflectometer, DMTL, reconfigurable amplifier

5.1 Introduction

With advances in radio communication systems and technologies, like 5G, 6G, and IoT, and the increasing use of terrestrial and satellite frequency bands in a single terminal, the development of intelligent RF front-ends is becoming essential (Carlowitz & Dietz, 2023; Wane et al., 2020; Jain, Agrawal, Garg, & Natarajan, 2021). These front-ends can reduce hardware redundancy and cost by providing frequency agility and field programmability in single RF chains, unlike traditional approaches that implement multiple dedicated narrowband RF chains. A key to such front ends is having access to energy efficiency and cost-effective programmable microwave amplifiers with tunable matching network over a wide frequency range. Reconfigurable microwave amplifiers have been the subject of extensive research for applications in modern communication systems, radar, and adaptive sensing, where amplifiers must maintain optimal performance over wide frequency ranges or in dynamically changing environments (P. Li, Peng, & Li, 2019; Mikrut et al., 2024; Shaffer, Johnson, Jones, Semnani, & Peroulis, 2025). Numerous approaches have been reported to realize tunable matching networks, including CMOS-based lumped elements (Gilasgar, Barlabé, & Pradell, 2019), varactor-loaded lines (Moloudi & Eslamipour, 2021), PIN-diode and FET tuners (Kang, Kim, & Kim, 2015; Kim, Kang, Kim, & Kwon, 2014) and fluidic tuners (Bahloul & Kouki, 2020; Morishita, Dang, Gough, Ohta, & Shiroma, 2015). While these techniques can achieve impedance reconfiguration, they suffer from significant limitations. Most of them often exhibit high insertion loss, limited linearity, and restricted tuning range (Rebeiz, 2003); and many reported solutions are inherently narrowband (Ferris, Tant, Giry, Arnould, & Fournier, 2016). Thanks to progress in Microelectromechanical Systems (MEMS) technology, impedance tuners using RF-MEMS switches have become increasingly attractive due to their lower loss and near-zero power consumption. Various MEMS impedance tuners, including stub tuning and Distributed MEMS Transmission Line (DMTL) configurations, have been developed (Yazdani & Mansour, 2017; Vähä-Heikkilä & Rebeiz, 2004). Stub and lumped matching circuits usually can match a few points or narrow coverage by adjusting the length of the stubs or selecting lumped elements using contact MEMS switches; however, they require bulky circuits for wider matching bands (Vaha-Heikkila, Varis, Tuovinen, & Rebeiz, 2005; Okocha

& Rudolph, 2022). By contrast, DMTL units can achieve wide frequency range matching while occupying significantly less space. These units load a transmission line with multiple equally spaced MEMS switches which, when actuated, alter the impedance and effective dielectric constant locally. For a DMTL with N switches, 2^N impedance states scattered over the Smith chart can be achieved by actuating a subset of switches for each state. More recent research has explored DMTL as low-loss, high-linearity tunable matching networks (Fouladi, Domingue, Zahirovic, & Mansour, 2010). DMTLs provide controllable phase and impedance transformation, offering lower loss and higher linearity than semiconductor-based tuning elements. While MEMS DMTLs offer excellent RF characteristics, their integration and packaging present challenges. Most reported implementations, fabricate MEMS devices and RF circuits on non-functional substrates including silicon, glass, quartz, and alumina, which require different bonding methods for integration (Fall et al., 2013). This increases overall system size and introduces parasitics that degrade matching accuracy due to RF losses. Furthermore, in these designs, RF and DC bias lines often share the same layer, leading to layout compromises, larger footprints, and potential electromagnetic coupling between control and RF paths. On the other hand, these devices' performance in harsh environments degrades due to mechanical and thermal stresses and corrosive environments. Various integration technologies between MEMS devices and mentioned substrates which most of them uses silicon-based substrates, have been reported. They are commonly exploiting CMOS process in combination with MEMS fabrication in different approaches. They can be categorized in three different techniques: (i) MEMS and CMOS devices are fabricated in different processes and then the integration is done using different bonding methods like wire bonding and flip-chip or other post-process fabrication methods like substrate transfer that all of them introduces more costs and complexity to the integration (Q. X. Zhang et al., 2008), (ii) monolithic simultaneous fabrication of MEMS and CMOS devices which avoids problem of the previous method but suffers from temperature limitation during fabrication that stems from high temperature for CMOS process that can adversely affect fabricated MEMS devices (Valle et al., 2017) and (iii) Monolithic sequential fabrication which let the MEMS devices to be fabricated after the CMOS fabrication that eliminates limitation from previous technique but

suffers from incompatibility between materials and process used in MEMS fabrication like the need for bulk etching which may affect previously fabricated substrate (Pinto et al., 2022).

These limitations motivate the need for a substrate technology that supports: Compact three-dimensional routing of RF and DC lines, embedding of passive elements and sensing circuits with direct mounting of discrete and monolithic fabrication of MEMS units with minimal interconnect parasitics.

To address mentioned issues, ceramic substrate known as Low Temperature Cofired Ceramic (LTCC), meets these requirements by enabling multilayer integration of RF signal lines, DC bias networks, and embedded passive structures within a single compact substrate. LTCC substrates feature low dielectric loss, high thermal stability, and compatibility with hybrid metallization which can use different metals like gold and silver for vertical interconnections and conductor printings in a single process. By using LTCC in fabricating DMTL circuits, Internal layers can carry RF transmission lines to reduce the physical footprint of DMTLs, while DC bias lines can be routed independently to avoid interference with RF paths. Regarding the novel process introduced in (E. Fallahnia & Kouki, 2023), a monolithic LTCC-MEMS microfabrication process is illustrated and detailed which utilize a single fabrication to produce dense 3D LTCC substrate with MEMS devices on top of it. This process addresses limitations and shortcoming of mentioned techniques and provides novel integration techniques to fabricate a wide band Field Programmable Microwave Amplifier (FPMA) using MEMS DMTL circuits. The main idea is to implement a programmable RF amplifier using a single hardware without adding or removing redundant circuit units when frequency of operation changes. Main units of the FPMA are (i) DMTL MEMS circuits incorporated with MEMS tunable capacitors on top and embedded DMTL lines buried inside LTCC in different layers as spacing between MEMS switches, (ii) an embedded 4-port sniffer that detects optimum matching points for DMTL and (iii) stabilized GaN transistor which operates from 2 to 10 GHz.

The whole system is then controlled with an external circuit and based on the feedback from sniffer readings, target combination of the DMTL is selected for the maximum source gain in designated frequency bands. In Figure 5.1, a block diagram of the whole system is shown when a wideband operation with variable biasing of an amplifier for both input and output is required.

Two different FPMA are designed, fabricated and measured. One for Lower Band (LB) from 3 to 5 GHz and the other one which covers the Higher Band (HB) is from 5 to 8 GHz. Rest of the paper is organized as follows: Section II presents the design and simulation results for LB and HB DMTLs and their dedicated sniffers for each band. In section III, monolithic fabrication process and integration of the FPMA and their feedback control system are presented and highlighted. In section IV, measurement results including tuner coverages, sniffer matching points detections and amplifier maximum gain within the desired frequency bands are discussed.




Figure 5.1 Block diagram of FPMA

5.2 Design and simulation of FPMA main units

The proposed FPMA designs are constructed from different key units that are essential for delivering maximum power from input to the output of the device by proper impedance matching in designated frequency bands. Capacitive MEMS switches provide for the capacitance ratio and are placed on top of embedded DMTLs. Each DMTL cell is buried in layers of the LTCC and determines spacing between MEMS switches. On the other hand, an embedded sniffer is placed at the input before DMTL to detect proper matching impedance and provide input data to enable the best combination for the 8-bit DMTL. The whole system is cascaded before a biased and stabilized GaN device. For the present design, only input matching and sniffer measurements are implemented since more input gain is available compared to output gain. All designs and fabrications are carried out using the same LTCC material, namely 4.5 mil and 10 mil-thick green tape of Dupont 951 ($\epsilon_r = 7.5$ $\tan \delta = 0.006$) with silver metallization for the inner layers and gold for the top layer vias. Aluminum is used

for surface layer metallization and for MEMS switches. Each unit design and simulation results are detailed in the following sections.

5.2.1 MEMS capacitive switch design

The MEMS capacitive switch is the key building block for all impedance tuner designs. Its monolithic design consists of using a functional LTCC substrate, where DC and RF lines are already embedded, and switch is fabricated on a surface Coplanar Waveguide (CPW) line with anchors placed on the CPW grounds. DC biasing for actuation is routed inside the LTCC layer to avoid RF and DC interference and are connected to top actuation pads with vertical vias. The target C_r for this design is 7.8 with $C_d = 890$ fF and $C_u = 115$ fF Using 3D field simulation software. C_d and C_u are capacitances of the switch in down-state and up-state respectively. The overall dimensions of the switch are found to be $200 \times 320 \mu\text{m}^2$ with a capacitive area of $200 \times 80 \mu\text{m}^2$ with an actuation voltage of 30V and a release voltage of 10V.

5.2.2 DMTL designs and simulations for LB and HB

DMTLs are designed in a way to cover specific frequency bands be they LB and HB. Each DMTL can be divided into eight units. Each unit incorporates a central capacitive MEMS switch with two halves of the transmission lines on each side of the switch as spacings between MEMS switches. The spacing between MEMS switches (S) and their dedicated distances is one of the main factors that determines the coverage of the tuner. As the length between each switch increases, lower bands can be covered with a wider coverage on smith chart and vice versa. Another key factor that affects the coverage is Capacitance ratio (C_r) of the MEMS switches and each value of C_r varies characteristic impedance loading (Z_0) and the effective dielectric constant (ϵ_{reff}) of the line. As the C_r increases, wider coverage may be achieved on smith chart considering the distance between each switch. As it is reported in (Rebeiz, 2003), and the equations for calculating mentioned parameters, coverage of the smith chart is limited by the Bragg frequency. In Figure 5.2, an equivalent circuit model of the DMTL unit cell is shown. All parameters are validated by extracting them from 3D EM full-wave simulation and

equations in (Rebeiz, 2003). All parameters are shown in Table 5.1. To achieve wide coverage at lower frequencies and the advantages of dense 3D multi-layered LTCC substrates and the leverage to access inner layers of the substrate by using the proposed LTCC-MEMS monolithic process (E. Fallahnia & Kouki, 2023), the whole DMTLs footprints can be substantially smaller comparing to regular DMTLs which are fabricated at the surface of a substrate with a linear design (Vaha-Heikkila & Rebeiz, 2004).




Figure 5.2 DMTL unit cell equivalent model

Table 5.1 DMTL parameters and their values in up and down states

C_{up}	115 fF	Switch section Z_{0-up}	44.3 Ω
C_{down}	890 fF	Switch section Z_{0-down}	27.4 Ω
Line ε_{reff}(CPW)	4.1	Switch section ε_{reff-up}	7.7
Line Z₀	58 Ω	Switch section ε_{reff-down}	20.5

For the LB and HB DMTL configuration, a three-layer design is proposed. These layers are 4.5 mil sheets of LTCC. The first layer is dedicated to aluminum CPW lines (Signal = 150 μm, Gap=50 μm) where the MEMS switches are fabricated. Second layer is intended for the RF vertical transition between each switch, and the third layer is where DC control routes are passing freely without any interference with RF lines. All internal conductors and vias with diameter of 130 μm are silver apart from top vias that are gold. Such design introduces advantages over surface fabricated DMTLs (Vaha-Heikkila & Rebeiz, 2004). MEMS process is more simplified by eliminating some steps that tries to isolate RF and DC lines and more

importantly, a compact design is achievable. In Figure 5.3, illustrations of several DC routes are avoided to make it simpler.




Figure 5.3 3D schematic of DMTLS, (a) LB, (b) HB designs

As is shown in Figure 5.3(a), for LB configuration, a meandered shape for the transition between MEMS switches is designed where it is connected to the top switches with a matched vertical connection through vias. The total length of the meandered line is 2 mm with 250 μm

width and the total dimension of the DMTL is $7.2 \times 2 \mu\text{m}^2$. Since the spacing is buried and meandered, a compact design comparing a linear DMTL is achieved, and the tuner is total dimension is reduced by 22.2 %. DC lines are also placed at the third layer for outer voltage control and vertical vias connect them to the surface pads for DC actuation.

For the HB design (Figure 5.3(b)), a more compact configuration is designed, and the vertical transition is a U-shape design between each switch and is buried inside the LTCC in the second layer with a length of 1 mm and width of it is $250 \mu\text{m}$. Like the LB design, DC routes are placed at the third layer. The total dimension of this design is $4.1 \times 2 \mu\text{m}^2$ with a size reduction of 29% compared to a linear DMTL.

Since the transition between the switches in HB design is reduced and the total DMTL module dimension is reduced by 43.45 % compared to the LB, its bragg frequency is considered to be much higher. Designed tuners use one layer for RF transition and a total three-layer design, but they may be further miniaturized by leveraging inner layers of LTCC to design matched vertical transitions using more layers.




Figure 5.4 Full-Wave simulation S-parameter simulation of DMTLs, (a) LB, (b) HB when all switches are at up-state

3D full-wave electromagnetic performance of the DMTLs is analyzed and in Figure 5.4, return loss and insertion loss of each design when all switches are in up-state is illustrated. For the whole band, considering the dielectric and conductor loss, insertion loss is around 0.5 dB while the return loss is kept well below 20 dB for both designs. Indeed in

Figure 5.5, coverage of each tuner in different frequencies is shown. It can be observed that at 5 GHz the LB design is reaching its widest coverage and gradually proceeds to its Bragg frequency while for the HB design it is much smaller, and wider coverages happen until 8 GHz. Areas of the coverages on smith chart are calculated by tuning C_r and S and are based by the placement of the input impedances of the transistor. To this end, perfect matching is feasible, and more input gain can be achieved.




Figure 5.5 Full-Wave simulation Smith chart coverage of DMTLs, (a) LB, (b) HB designs

5.2.3 Embedded 4-port Sniffers design and simulation for LB and HB

Vector reflectometers are generally classified as coherent or non-coherent. Coherent designs (Nasr et al., 2014; Kissinger, Kaynak, & Mai, 2022), such as commercial VNAs, employ couplers, synthesizers, mixers, and LNAs, offering high accuracy and dynamic range but at the expense of size, complexity, and power, which limits their use in embedded applications. Non-coherent reflectometers instead use scalar detection of the reflection coefficient (Γ), most notably the six-port (Staszek, 2021; Wan, Huang, Liu, & Zhu, 2025) and sampled-line (Avci

& Ozev, 2023; Donahue, Falco, & Barton, 2020) structures. The latter is favored for embedded, wideband measurements due to its simplicity and compactness. A key challenge of sampled-line reflectometers is calibration. Conventional methods (Shihe & Bosisio, 1982) require external standards, impractical in embedded systems. An alternative approach [31] determines Γ using the reflectometer's S-parameters. In this work, leveraging the high accuracy of LTCC fabrication, we adopt this method to calibrate the in-situ reflectometers with acceptable accuracy. The detailed calibration procedure is described in Section IV-B. Multi-probe reflectometers with three (Chang, Li, & Sauter, 1990), four (Laemmle, Schmalz, Scheytt, Weigel, & Kissinger, 2013), and even hundreds (Philippe & Reynaert, 2019) of probes have been reported, but it has been shown (Mohamed & Kouki, 2019) that only two probes are sufficient if the incident power is known. To balance compactness and insertion loss, this work employs a four-port reflectometer.

Figure 5.6 shows the general configuration of the four-port reflectometer, where the output and the coupled ports are connected to an arbitrary unknown load and perfectly matched power detectors, respectively.




Figure 5.6 Four-port reflectometer configuration

The transmission coefficients between port 1 and ports 3 and 4, denoted as T_{31} and T_{41} , can be expressed using a signal flow graph as:

$$T_{31} = \frac{b_3}{a_1} = \frac{A_1 \Gamma_L + B_1}{C \Gamma_L + D} \quad (5.1)$$

$$T_{41} = \frac{b_4}{a_1} = \frac{A_2 \Gamma_L + B_2}{C \Gamma_L + D} \quad (5.2)$$

Where A_1, A_2, B_1, B_2, C and D are complex parameters that can be express as:

$$\begin{bmatrix} A_1 & A_2 \\ B_1 & B_2 \\ C & D \end{bmatrix} = \begin{bmatrix} (S_{21}S_{32} - S_{31}S_{22}) & (S_{21}S_{42} - S_{41}S_{22}) \\ S_{31} & S_{41} \\ -S_{22} & 1 \end{bmatrix} \quad (5.3)$$

The detected powers at port 3 and 4 are related to the waves b_3 and b_4 as:

$$P_3 = \frac{|b_3|^2}{2} \quad (5.4)$$

$$P_4 = \frac{|b_4|^2}{2} \quad (5.5)$$

With using equations 1 to 5 we have:

$$P_3 = P_1 \left| \frac{A_1\Gamma_L + B_1}{C\Gamma_L + D} \right| \quad (5.6)$$

$$P_4 = P_1 \left| \frac{A_2\Gamma_L + B_2}{C\Gamma_L + D} \right| \quad (5.7)$$

Equations 6 and 7 can be expressed in terms of the real and imaginary parts of Γ_L , denoted by x and y , as follows:

$$(x - \alpha_3)^2 + (y - \beta_3)^2 = r_3^2 \quad (5.8)$$

$$(x - \alpha_4)^2 + (y - \beta_4)^2 = r_4^2 \quad (5.9)$$

The parameters $\alpha_3, \beta_3, \alpha_4, \beta_4, r_3,$ and r_4 are derived from the values in equation 3. The intersection of the two circles defined in equations 8 and 9 yields the unknown Γ_L ; however, two solutions may arise, one inside and one outside the Smith chart. If the probe spacing d is less than $\lambda/4$, only one valid solution lies inside the chart, avoiding ambiguity. While smaller spacing improves compactness, closely spaced probes are more sensitive to detector noise. To balance size and accuracy, a probe spacing of 45° ($\lambda/8$ at the highest frequency) was selected

for both reflectometers. For the LB design, a straight-line implementation is impractically large. To reduce size, the probe section is realized as a 3D embedded structure, similar to tuner implementations. Figure 5.7 and Figure 5.8 illustrates the 3D schematic of both LB and HB reflectometers, with EM full-wave simulations confirming electromagnetic performance. This approach reduces the LB reflectometer footprint by $\sim 40\%$, yielding comparable dimensions for both designs. The measured insertion and return losses are better than 0.25 dB and 25 dB, respectively. Sampling is achieved using two buried strips beneath the main line (Orange traces), tuned to ~ 25 dB coupling, while a via-based quasi-coaxial transition minimizes reflections.




Figure 5.7 3D schematic of the LB sniffer, (b) Full wave simulations




Figure 5.8 3D schematic of the HB sniffer, (b) Full wave simulations

5.3 Fabrication and integration process of FPMA

For FPMA fabrication using a monolithic LTCC-MEMS process, both MEMS and LTCC layout masks are produced together. The functional 3D-LTCC substrate is fabricated first using a standard LTCC process (E. Fallahnia & Kouki, 2023), with embedded DC/RF lines. Silver metallization is used for inner conductors and vias, except for the vias of the top layer which are filled with gold to avoid silver oxidation on the top layer. Next, the fabricated substrate is polished to a nanometer level surface finishing to be suitable for the MEMS fabrication phase. However, because the LTCC substrate goes through anisotropic shrinkage during the sintering step, the masks for the MEMS fabrication must be adjusted for perfect alignment with the final polished LTCC substrate. Once this step is completed, the MEMS process is carried out to fabricate the switches, CPW lines and DC pads. A 700 nm aluminum thin film is sputtered to

form the RF and DC lines and pads. This is followed by the deposition of a 200 nm AlN using reactive sputtering to form the dielectric layer of the capacitive switches. For the shunt MEMS membrane, a 1.4 μm thick sacrificial layer followed by a 1.5 μm of aluminum are sputtered. After lithography and etching of the aluminum the sample is dipped into a remover solution and subsequently transferred to Critical Point Dryer (CPD) machine for release. The final structure is a set of fixed-fixed capacitive switches suspended about 1.4 μm on top of the CPW line connected to the inner layers through vias. Figure 5.9 shows the fabricated $4 \times 4 \text{ cm}^2$ LTCC tile where DMTL tuners, sniffers and complete FPMA circuits have been fabricated using 3 metallization layers on 4.5 mil sheets. Three 10 mil sheets were added for robustness.




Figure 5.9 Fabricated FPMA for LB and HB, (a) LB and (b) HB design highlighted in yellow in the tile

In addition to the mentioned modules, the tile includes individual MEMS switches and single unit cells for validation (Figure 5.10).

After the monolithic process is carried out, GaN transistors (G28V4 MMIC) are mounted by wire bonding in the dedicated spots. Also, for the LB FPMA design, a parallel RC stabilizer network is added before the GaN device and is attached with silver epoxy to make the amplifier stable at low frequencies.




Figure 5.10 Single units for measurement validation highlighted in green area on the tile, (a) LB Sniffer, (b) HB Sniffer, (c) LB DMTL tuner, (d) HB DMTL tuner, (e) Capacitive MEMS switch

5.4 Measurement results of FPMA module and discussion

The fabricated LTCC tile is first mounted on a PCB board which is in turn connected to a driver circuit to control the actuation of each of the 8 switches independently in order to test all 256 tuner states as shown on Figure 5.11. RF measurements are then carried out using an on-wafer setup with PNA-X analyzer from 2 to 10 GHz after a standard SOLT calibration.

First for preliminary tests, individual switches were measured by stepping voltage from 0 to 30 V, for pull-in, and 30 to 10 and then to 0V, for lift-off. The measured capacitance for each switch is found to be around 125 to 836 fF at the up to down states, respectively, yielding a capacitance ratio of 6.7 which is lower than the simulation results and this is due to the roughness in capacitance area after MEMS process.

Measurement and results section for the whole FPMA is organized as follows: (i) two-port measurement of DMTL impedance tuners for LB and HB design, (ii) four-port measurements of sniffers and (iii) four-port measurements of the whole FPMA for s-parameters on matching locations and achieved gains in desired frequencies for both designs.




Figure 5.11 Fabricated LTCC tile mounted on control system PCB

5.4.1 Two-port measurements and results of DMTL impedance tuners

S-parameters and coverages for LB and HB tuners are obtained from DMTLs discrete units on the LTCC tile. Figure 5.12 shows the measured insertion loss and return loss of the tuners when all switches are at up-state, and they are in good correlation with simulation results.




Figure 5.12. Measured S-parameters for (a) LB and (b) HB DMTL tuners

Degradation in insertion and return losses in the measurement results are due to several factors including: (i) surface oxidation of aluminum thin film, (ii) surface roughness of the sputtered metals and (iii) LTCC fabrication defects like minor misalignments, laser ablation and anisotropic shrinkages after co-firing process. Besides S-parameters results, obtained coverage areas for both LB and HB tuners from 3 to 5 GHz for LB and 5 to 8 GHz for HB tuners are shown. To assess the tuner's matching capability at a given frequency the return loss can be computed and plot in the Γ plane for each tuner setting with varying source impedance (Z_s) using (Domingue, Fouladi, Kouki, & Mansour, 2009):

$$\text{Return Loss} = \text{MAX}_i(-20\log_{10}|\Gamma_{in}^i|) \quad (5.10)$$

where Γ_{in}^i is the input reflection coefficient of the tuner in its i th state corresponding to an input impedance of Z_{in}^i :

$$\Gamma_{in}^i = \frac{Z_{in}^i - Z_s}{Z_{in}^i + Z_s} \quad (5.11)$$

Figure 5.13 shows the achievable matching level over the entire Smith chart for the fabricated LB and HB tuners at different frequencies. LB tuner results are reported from 3GHz because of the stability of the transistor that is unconditionally stable from 3 GHz and higher frequencies. In addition, GaN device input impedance points are marked for each frequency on smith chart. While the coverage degrades as expected to be at lower frequency for each tuner (3 GHz for LB, 5 GHz for HB), tuners can still provide better than 20dB matching for the GaN device for all input impedances at designated frequencies and it is realized through tuning of the DMTL tuner's parameters.




Figure 5.13 Measured smith chart coverages of LB and HB DMTLs

5.4.2 Four-port measurements and results of Sniffers

To measure Γ provided by tuners, the four-port reflectometers or sniffers are placed at input of the tuners. The third and fourth probes are connected to average power detectors, which are capable of measuring RF signals down to -35 dBm. Prior to measurement, the power detectors are calibrated to remove the effects of cables and adapters, ensuring accurate absolute power readings. Using the PNAx as both the RF source and for measuring Γ . The input power is set to 5 dBm so that the transistor operates at linear region. With the designed 25 dB coupling of the reflectometers, the detected power levels remain within the operating range of the detectors.

To evaluate the performance of the designed four-port reflectometers, we fabricated stand-alone versions for both the LB and HB bands, ensuring they were isolated from any other devices on the same substrate. Figure 5.14 shows the measured S-parameters of these stand-alone reflectometers. Compared with the simulated results in Figure 5.7 and Figure 5.8, the phases of S31 and S41 exhibit good agreement, while small discrepancies are observed in the coupling values. These differences are likely caused by non-idealities in the LTCC fabrication process, such as slight misalignments between the coupling strips and the main transmission line, which affect coupling strength. Although these deviations are minor, the measured S-parameters of the stand-alone reflectometers are used to characterize the in-situ reflectometers to enhance the measurement accuracy.




Figure 5.14 Measured S-parameter of (a) HB reflectometer (b) LB reflectometer

5.4.3 Four-port measurements and results of FPMA

To measure the performance of FPMA module, Embedded sniffer, LB/HB DMTL and stabilized transistor device are cascaded together with buried RF and DC control in 3D functional LTCC substrate. the GaN device is first biased with $V_{ds} = 28V$ and $I_{ds} = 20$ mA. Device is unconditionally stabilized with a parallel RC circuit ($R=50 \Omega$, $C=1$ pF) from 3 GHz to 5GHz for LB and no stabilization network is needed for HB as the device is stable from 5 GHz. Regarding these conditions, and using PNAx, a four-port calibration is performed from 3 to 8 GHz using four GSG probes for input of the sniffer, output of the transistor and two other ports for couplings of the sniffer. Seven frequency points are selected and maximum stable gain (G_{MAX}) with its related return loss to illustrate matching performance is reported.

Since load gain (G_L) values are much lower than source gain (G_S), for this measurement, impedance tuning using DMTL is only performed at input of the device and total maximum stable gain is reported based on the sum of transistor S_{21} and G_S . In order to maximize the gain which corresponds to maximum input matching, G_S , sweeping for all 256 combinations of MEMS switches are performed. The reflection coefficient (Γ) at the input of the tuners is measured using both the VNA and the embedded four-port reflectometer, as shown in Figure 5.15. For each DMTL design, a representative frequency is selected: 4 GHz for LB and 7 GHz for HB. Since the VNA and the embedded reflectometer do not share the same reference plane, the VNA-measured Γ is de-embedded using the reflectometer's S-parameters. Based on Figure 5.15, three VSWR zones are defined to show accuracy of the sniffer's detection. for LB design, a 1.74 VSWR value for up to 5% Γ detection error, up to 15% within 1.74 and 3.55 and more than 25% for 3.55 and more VSWR values and for HB design, a 1.95 VSWR value for up to 5% Γ detection error, up to 15% within 1.95 and 4.3 and more than 25% for 4.3 and more VSWR values are achieved.




Figure 5.15 Measured Gamma seen from tuner: VNA (blue) vs sniffer (red), 4GHz for LB (left) and 7GHz for HB (right)

Results demonstrate good agreement between the two methods for the loads in yellow and pink areas, while noticeable deviations appear in green area. These deviations are attributed to differences between the in-situ and stand-alone reflectometers performance caused by LTCC fabrication defectives. Since in this work we only focus on smallest VSWR values (yellow area) representing matched load, the employed calibration technique is quite acceptable. The

same procedure is applied to the rest of the desired frequencies and for all of them, yellow VSWR area Γ points are in correlation with reported values with less than 5% error detection. Therefore, by employing sniffers we could find the best switches combinations. For both designs and based on the matching areas on Figure 5.13, measured S11 and G_{MAX} of the device is shown in Figure 5.16. As is shown on Figure 5.16(a), for LB design, three different combinations of MEMS switch yield to perfect matching and maximum stable gains while for HB design (Figure 5.16(b)), four combinations are available. Combinations include switches that are actuated. Although perfect matching well below 20 dB is available for all matching points it was not possible for all points to reach the maximum stable gain. The reason lies behind the fact that the whole system is not lossless, and the sum of dielectric and conductor loss of the structure leads to 1 to 2 dB loss for the entire band.




Figure 5.16 Maximum stable gains and return loss of (a)LB and (b)HB designs

As shown on Table 5.2, current work is compared to other reconfigurable amplifiers using either RF-MEMS tuners, fluidic tuners or semiconductor ones with different configurations. In (Domingue, Kouki, et al., 2009), a discrete reconfigurable amplifier using DMTL tuner is introduced. While it covers a wideband and keeps the footprint small because of smaller

transistor device and the lack of sniffers, the cascading of amplifier and DMTL is done through simulation and combinations of switches to achieve maximum stable gains are done manually. In (Bahloul & Kouki, 2020), a reconfigurable tuner using water filled cavities are using inside the LTCC. While a wide coverage is achieved in lower frequencies, the dimension of the whole distributed tuner is considerably high and tuning using fluidic cells are performed manually. In (Morishita et al., 2015) , a stub tuning impedance matching using MEMS switches are reported. Tuning is achieved through liquid metal capabilities by resizing stubs to achieve required matching for each frequency. While the wide band is achieved, still the dimension of the whole module is quite high, and the circuit is fabricated on a PCB by creating etched holes for liquid metal to enter and is actuated with the required voltage to form a stub for tuning. In (Gilasgar, Barlabé, & Pradell, 2020) , a tunable Power Amplifier (PA) using RF-MEMS switches are introduced. The proposed design covers narrow band (900/1800 MHz) and the whole module is large compared to DMTL designs. Impedance tuning is also performed manually to achieve required gain. In (Fontana, Cheng, & Psychogiou, 2025) a narrow band design using varactor-loaded capacitors on a PCB for a reconfigurable Low Noise Amplifier (LNA) is introduced. The design covers a limited band using tunable filters, requires mounting and assembly of switches on a PCB and occupies considerable space. Compared to the mentioned works, proposed designs in this work are fabricated through a monolithic LTCC-MEMS process to avoid further assembly. The reconfigurability is performed using embedded reflectometer sniffers and the whole module dimension is kept small compared to similar works. Designs in this work can be further reconfigured in more frequency bands with enhanced miniaturization using inner LTCC layers with matched vertical transitions.

Table 5.2. Comparison of other works reported in literature with current work

Works	Process of integration	Tuner design	Mode of tuning	module Size (mm ³)	Frequency(coverage)
(Domingue, Kouki, et al., 2009)	Surface microfabrication on alumina	DMTL	Manual	5.75×1×0.5	3.5 – 7 GHz (Wide)
(Bahloul & Kouki, 2020)	Fluid cells on LTCC	Distributed cavity cells	Manual	26×10×1.5	0.9 – 2.4 GHz (Wide)
(Morishita et al., 2015)	Liquid Metal on PCB	Stub	Manual	135×35×0.7	3.3 – 6 GHz (Wide)
(Gilasgar et al., 2020)	Mounting RF-MEMS on PCB	Stub	Manual	71.6×112×1.5	900/1800 MHz (Narrow)
(Fontana et al., 2025)	Mounted varactors on PCB	Varactor-loaded filters	Manual	53.9×45.15×1.57	2.65-3.25 GHz (Narrow)
This Work (LB)	Monolithic LTCC-MEMS	DMTL	Automated through Sniffer detection	7.1×8.2×1	3 – 5 GHz (Wide)
This Work (HB)	Monolithic LTCC-MEMS	DMTL	Automated through Sniffer detection	5.6×6.2×1	5 – 8 GHz (Wide)

5.5 Conclusion

With the advantages of a novel monolithic LTCC-MEMS process, a field programmable microwave amplifier is designed, fabricated and measured for its impedance matching performance over a wide band in two different lower and higher bands. Using inner layers of LTCC as a 3D functional substrate, and fabricating RF-MEMS DMTL tuners at the surface, a variety of miniaturized impedance tuners are developed. By embedding a reflectometer sniffer at the input of the DMTL which is cascaded to a transistor, optimum Γ points are detected and sent to MEMS switch control units to determine the best actuation combinations for impedance matching. Excellent matching capability using programmable DMTL tuners are achieved to reach maximum stable gain for the entire bands of operation. Compared to other works,

proposed designs benefit from an automated impedance tuning while whole module dimension is kept small. Level of reconfigurability and module dimensions, simply could be changed based on the leverage of the inner layers of the LTCC as a reproducible design based on its application.

CONCLUSIONS AND RECOMMENDATIONS

In this Thesis, which is divided into different published papers, different aspects of LTCC technology, its integration with RF-MEMS technology through a novel monolithic process, and the final goal of the thesis, which is designing a FPMA, is thoroughly detailed. In the first section a comprehensive literature review is done to familiarize the idea of reconfigurable microwave devices and specially amplifiers and the demand for them for wireless communications is explained. Shortcoming of the several reported works as a problem statement, made new objectives for the current thesis to design a novel FPMA using RF-MEMS and LTCC technology. In the second section, a novel monolithic process is introduced which enables the fabrication of MEMS devices on functional 3D dense LTCC substrates and pave the way for the ultimate design of the thesis. In the third section, in a review paper, a complete review of MEMS application in ceramics technology from different aspects are studied to give a clearer idea of how MEMS and ceramics can be integrated for novel sub-circuits and systems which are able to be reconfigured and reprogrammed as hardware. In section four, a simple application of functional LTCC substrate is demonstrated. An embedded miniaturized novel dual sided bias-tee is introduced. The device can be fabricated monolithically with MEMS sensors or as a package which a MEMS device can be mounted on it. this design is perfectly appropriate for MEMS wireless sensors which need bias-tees as embedded units to avoid using commercial bulky bias-tees. After all these works, in the last section, which is the main objective of the thesis, a FPMA using monolithic LTCC-MEMS process is introduced and detailed. Two different designs in different frequency bands are proposed and frequency tuning ability using embedded DMTLs, embedded sniffer reflectometers and a GaN device is reported. Comparing to the other works reported in the literature, the FPMA designs, are able to be continuously reprogrammed using the detection of embedded sniffers and different combinations of 8-bit DMTLs.

From this design and final results, a reproducible process flow is disclosed, and it can be applied to a variety of microwave reconfigurable systems with miniaturized footprints and wide-band operation with a single hardware without the need to a redundant circuit.

LIST OF REFERENCES

- Lysenko, I. E., Tkachenko, A. V., Sherova, E. V., & Nikitin, A. V. (2018). Analytical Approach in the Development of RF MEMS Switches. *Electronics*, 7(12).
- Sang, L., Liu, Z., Li, S., Huang, W., Li, P., & Tu, H. (2023). A Programmable Microwave Components Reconfigurable Between Four Functions. *IEEE Transactions on Components, Packaging and Manufacturing Technology*, 13(1), 59–69. doi: 10.1109/TCPMT.2023.3238375
- Nguyen, P. T., Pancrazio, S., Pham, A. V., Karbassi, A., Clements, M., & Sacks, S. (2023). A DC–20-GHz Impedance Tuner Using Power-Enhanced Stacked-FET Switch in 45-nm SOI CMOS. *IEEE Microwave and Wireless Technology Letters*, 33(4), 459–462. doi: 10.1109/LMWT.2022.3220934
- Martin, N., Tentillier, N., Laurent, P., Spingart, B., Huret, F., Gelin, P., & Legrand, C. (2002). Electrically Microwave Tunable Components Using Liquid Crystals. Dans *2002 32nd European Microwave Conference* (pp. 1–4). doi: 10.1109/EUMA.2002.339305
- McFeetors, G., & Okoniewski, M. (2004). Analog tunable microwave phase shifters using RF MEMS. Dans *2004 10th International Symposium on Antenna Technology and Applied Electromagnetics and URSI Conference* (pp. 1–4). doi: 10.1109/ANTEM.2004.7860653
- Michailidis, A., Chatzis, A., Tsimpou, P., Gogolou, V., & Noulis, T. (2025). A Unified Design Methodology for Front-End RF/mmWave Receivers. *Electronics*, 14(2).
- Mingo, J. d., Valdovinos, A., Crespo, A., Navarro, D., & Garcia, P. (2004). An RF electronically controlled impedance tuning network design and its application to an antenna input impedance automatic matching system. *IEEE Transactions on Microwave Theory and Techniques*, 52(2), 489–497. doi: 10.1109/TMTT.2003.821909
- Calabrese, C., Dockendorf, A., Egbert, A., Herrera, B., Baylis, C., & Marks, R. J. (2020). Fast Switched-Stub Impedance Tuner Reconfiguration for Frequency and Beam Agile Radar and Electronic Warfare Applications. Dans *2020 IEEE International Radar Conference (RADAR)* (pp. 94–98). doi: 10.1109/RADAR42522.2020.9114834
- Monika, Uchariya, P., Ranjan, P., & Kumar, S. (2025). Machine learning assisted frequency reconfigurable concentric split ring resonator inspired antenna for sub-6 GHz 5G and IEEE 802.11ba/Be applications. *AEU - International Journal of Electronics and Communications*, 200, 155889. doi: <https://doi.org/10.1016/j.aeue.2025.155889>. Repéré à <https://www.sciencedirect.com/science/article/pii/S1434841125002304>

- Rebeiz, G. M., & Tan, G.-L. (2003). Introduction: RF MEMS for Microwave Applications. Dans *RF MEMS* (pp. 1–20). doi: <https://doi.org/10.1002/0471225282.ch1>. Repéré à <https://doi.org/10.1002/0471225282.ch1>
- Lu, Y., Katehi, L. P. B., & Peroulis, D. (2005). High-power MEMS varactors and impedance tuners for millimeter-wave applications. *IEEE Transactions on Microwave Theory and Techniques*, 53(11), 3672–3678. doi: 10.1109/TMTT.2005.859031
- Domingue, F., Kouki, A. B., & Mansour, R. R. (2009). Tunable microwave amplifier using a compact MEMS impedance matching network. Dans *2009 European Microwave Integrated Circuits Conference (EuMIC)* (pp. 351–354).
- Buttiglione, R., Catoni, S., Angelis, G. d., Dispenza, M., Fiorello, A., Kautio, K., . . . Ronka, K. (2008). Alumina and LTCC Technology for RF MEMS Switches and True Time Delay Lines. Dans *2008 European Microwave Integrated Circuit Conference* (pp. 366–369). doi: 10.1109/EMICC.2008.4772305
- Fallahnia, E., & Kouki, A. B. (2023). A Monolithic LTCC-MEMS Microfabrication Process. *Journal of Microelectromechanical Systems*, 32(6), 612–621. doi: 10.1109/JMEMS.2023.3310932
- Asri, M. I. A., Hasan, M. N., Fuaad, M. R. A., Yunos, Y. M., & Ali, M. S. M. (2021). MEMS Gas Sensors: A Review. *IEEE Sensors Journal*, 21(17), 18381–18397. doi: 10.1109/Jsen.2021.3091854. Repéré à <Go to ISI>://WOS:000692613100008
- Akshdeep, S., Prachi, J., Deepak, B., Amit, K., Maninder, K., Shilpi, P., . . . Kamaljit, R. (2014). Comparative study of various release methods for gold surface micromachining. *Journal of Micro/Nanolithography, MEMS, and MOEMS*, 13(1), 013005. doi: 10.1117/1.JMM.13.1.013005. Repéré à <https://doi.org/10.1117/1.JMM.13.1.013005>
- Pillai, G., & Li, S. S. (2021). Piezoelectric MEMS Resonators: A Review. *IEEE Sensors Journal*, 21(11), 12589–12605. doi: 10.1109/JSEN.2020.3039052
- Yan, H., Liao, X., Chen, C., & Li, C. (2018). High-Power Handling Analysis of a Capacitive MEMS Power Sensor at X-Band. *IEEE Sensors Journal*, 18(13), 5272–5277. doi: 10.1109/JSEN.2018.2839687
- Belkadi, N., Nadaud, K., Hallepee, C., Passerieux, D., & Blondy, P. (2020). Zero-Level Packaged RF-MEMS Switched Capacitors on Glass Substrates. *Journal of Microelectromechanical Systems*, 29(1), 109–116. doi: 10.1109/JMEMS.2019.2949949

- Benoit, R. R., Rudy, R. Q., Pulskamp, J. S., & Polcawich, R. G. (2020). Piezoelectric RF MEMS Switches on Si-on-Sapphire Substrates. *Journal of Microelectromechanical Systems*, 29(5), 1087–1090. doi: 10.1109/JMEMS.2020.3008201
- Demirel, K., Yazgan, E., Ş, D., & Akin, T. (2016). A New Temperature-Tolerant RF MEMS Switch Structure Design and Fabrication for Ka-Band Applications. *Journal of Microelectromechanical Systems*, 25(1), 60–68. doi: 10.1109/JMEMS.2015.2485659
- Laakso, M. J., Bleiker, S. J., Liljeholm, J., Mårtensson, G. E., Asiatici, M., Fischer, A. C., . . . Niklaus, F. (2018). Through-Glass Vias for Glass Interposers and MEMS Packaging Applications Fabricated Using Magnetic Assembly of Microscale Metal Wires. *IEEE Access*, 6, 44306–44317. doi: 10.1109/ACCESS.2018.2861886
- Meng, J., Douglas, S. T., & Dasgupta, A. (2016). MEMS Packaging Reliability in Board-Level Drop Tests Under Severe Shock and Impact Loading Conditions—Part I: Experiment. *IEEE Transactions on Components, Packaging and Manufacturing Technology*, 6(11), 1595–1603. doi: 10.1109/TCPMT.2016.2611646
- Hayasaka, T., Yoshida, S., Inoue, K. Y., Nakano, M., Matsue, T., Esashi, M., & Tanaka, S. (2015). Integration of Boron-Doped Diamond Microelectrode on CMOS-Based Amperometric Sensor Array by Film Transfer Technology. *Journal of Microelectromechanical Systems*, 24(4), 958–967. doi: 10.1109/Jmems.2014.2360837. Repéré à <Go to ISI>://WOS:000358952600023
- Zhang, Q. X., Yu, A. B., Yang, R., Li, H. Y., Guo, L. H., Liao, E. B., . . . Kwong, D. L. (2008). Integration of RF MEMS and CMOS IC on a printed circuit board for a compact RF system application based on wafer transfer. *IEEE Transactions on Electron Devices*, 55(9), 2484–2491. doi: 10.1109/Ted.2008.927398. Repéré à <Go to ISI>://WOS:000258914000026
- Christoph, H., Sebastian, D., Martin, F., Andreas, G., Dirk, R., Matthias, S., . . . Daniela, T. (2021). Challenges of monolithic MEMS-on-CMOS integration for spatial light modulators. Dans *Proc.SPIE* (Vol. 11697, pp. 116970V). doi: 10.1117/12.2583036. Repéré à <https://doi.org/10.1117/12.2583036>
- Valle, J., Fernández, D., Madrenas, J., & Barrachina, L. (2017). Curvature of BEOL Cantilevers in CMOS-MEMS Processes. *Journal of Microelectromechanical Systems*, 26(4), 895–909. doi: 10.1109/Jmems.2017.2695571. Repéré à <Go to ISI>://WOS:000407339800021
- Li, M. H., Chen, C. Y., Li, C. S., Chin, C. H., & Li, S. S. (2015). A Monolithic CMOS-MEMS Oscillator Based on an Ultra-Low-Power Ovenized Micromechanical Resonator. *Journal of Microelectromechanical Systems*, 24(2), 360–372. doi: 10.1109/Jmems.2014.2331497. Repéré à <Go to ISI>://WOS:000352278200014

- Ghosh, S., & Bayoumi, M. (2005). On integrated CMOS-MEMS system-on-chip. Dans *The 3rd International IEEE-NEWCAS Conference, 2005*. (pp. 31–34). doi: 10.1109/NEWCAS.2005.1496726
- Du, Y., Wu, D., Song, Z., Liu, M., Yang, S., & Wang, Z. (2016). 3-D Integration of MEMS and CMOS Using Electroless Plated Nickel Through-MEMS-Vias. *Journal of Microelectromechanical Systems*, 25(4), 770–779. doi: 10.1109/JMEMS.2016.2563522
- Hu, Y. C., Huang, Y. C., Huang, P. T., Wu, S. L., Chang, H. C., Yang, Y. T., . . . Chen, K. N. (2017). An Advanced 2.5-D Heterogeneous Integration Packaging for High-Density Neural Sensing Microsystem. *IEEE Transactions on Electron Devices*, 64(4), 1666–1673. doi: 10.1109/TED.2017.2660763
- Carrasco, E., Barba, M., Reig, B., Dieppedale, C., & Encinar, J. A. (2012a). Characterization of a Reflectarray Gathered Element With Electronic Control Using Ohmic RF MEMS and Patches Aperture-Coupled to a Delay Line. *IEEE Transactions on Antennas and Propagation*, 60(9), 4190–4201. doi: 10.1109/TAP.2012.2207046
- Chen, H. Y., Li, S. S., & Li, M. H. (2021). A Low Impedance CMOS-MEMS Capacitive Resonator Based on Metal-Insulator-Metal (MIM) Capacitor Structure. *IEEE Electron Device Letters*, 42(7), 1045–1048. doi: 10.1109/LED.2021.3081365
- Colon-Berrios, A. R., Edrees, H., Godoy, D. D., Kinget, P., & Kymissis, I. (2017). Die-level processing for 3-D monolithic integration of piezoelectric MEMS on CMOS. Dans *2017 IEEE SoI-3d-Subthreshold Microelectronics Technology Unified Conference (S3S)* (pp. 1–3). doi: 10.1109/S3S.2017.8309207
- Pinto, R. M. R., Gund, V., Dias, R. A., Nagaraja, K. K., & Vinayakumar, K. B. (2022). CMOS-Integrated Aluminum Nitride MEMS: A Review. *Journal of Microelectromechanical Systems*, 31(4), 500–523. doi: 10.1109/JMEMS.2022.3172766. Repéré à <Go to ISI>://WOS:000799584900001
- Zhu, P., Hou, G., Wang, H., Xu, C., Zhao, S., & Shen, R. (2018). Design, Preparation, and Performance of a Planar Ignitor Inserted With PyroMEMS Safe and Arm Device. *Journal of Microelectromechanical Systems*, 27(6), 1186–1192. doi: 10.1109/JMEMS.2018.2875707
- Ferrer, E. M., Pandian, M. S., Uranga, A., Barniol, N., Tay, W. S., & Fei, C. B. (2018). Reliability study on thin film capped monolithic CMOS-MEMS resonator with standard plastic packaging. Dans *2018 IEEE Micro Electro Mechanical Systems (MEMS)* (pp. 555–558). doi: 10.1109/MEMSYS.2018.8346613
- Vaed, K., Florkey, J., Akbar, S. A., Madou, M. J., Lannutti, J. J., & Cahill, S. S. (2004). An additive micromolding approach for the development of micromachined ceramic

- substrates for RF applications. *Journal of Microelectromechanical Systems*, 13(3), 514–525. doi: 10.1109/JMEMS.2004.828737
- Choe, S. H., Tanaka, S., & Esashi, M. (2007). MEMS-Based Probe Array for Wafer Level LSI Testing Transferred onto Low CTE LTCC Substrate by Au/Sn Eutectic Bonding. Dans *TRANSDUCERS 2007 - 2007 International Solid-State Sensors, Actuators and Microsystems Conference* (pp. 2517–2520). doi: 10.1109/SENSOR.2007.4300683
- Wang, Z., Ye, Y., Yi, Z., Qin, M., Long, K., & Huang, Q. A. (2019). Ceramic Film Packaging for 2-D Thermal Wind Sensor Using LTCC Technology. *Journal of Microelectromechanical Systems*, 28(6), 1080–1087. doi: 10.1109/JMEMS.2019.2941024
- Karioja, P., Kautio, K., Ollila, J., Keränen, K., Karppinen, M., Heikkinen, V., . . . Lahti, M. (2014). MEMS, MOEMS, RF-MEMS and photonics packaging based on LTCC technology. Dans *Proceedings of the 5th Electronics System-integration Technology Conference (ESTC)* (pp. 1–6). doi: 10.1109/ESTC.2014.6962731
- Mohri, M., Esashi, M., & Tanaka, S. (2014). MEMS Wafer-Level Packaging Technology Using LTCC Wafer. *Electronics and Communications in Japan*, 97(9), 42–51. doi: <https://doi.org/10.1002/ecj.11720>. Repéré à <https://doi.org/10.1002/ecj.11720>
- Yildiz, F., Matsunaga, T., & Haga, Y. (2018). Fabrication and Packaging of CMUT Using Low Temperature Co-Fired Ceramic. *Micromachines*, 9(11).
- Lucibello, A., Marcelli, R., Paola, E. D., Nardo, S. D., Pochesci, D., Croci, R., & Germani, C. (2016). RF MEMS fabrication in LTCC technology. Dans *2016 Symposium on Design, Test, Integration and Packaging of MEMS/MOEMS (DTIP)* (pp. 1–5). doi: 10.1109/DTIP.2016.7514866
- Cianci, E., Coppa, A., Foglietti, V., Dispenza, M., Buttiglione, R., Fiorello, A. M., . . . Pochesci, D. (2007). Fabrication of RF-MEMS switches on LTCC substrates using PECVD a-Si as sacrificial layer. *Microelectronic Engineering*, 84(5), 1401–1404. doi: <https://doi.org/10.1016/j.mee.2007.01.096>. Repéré à <https://www.sciencedirect.com/science/article/pii/S016793170700175X>
- Adibi, A., Isapour, A., Niayesh, M., & Kouki, A. (2018). Ceramic Interposers for Ultra-High Density Packaging and 3D Circuit Integration. Dans *2018 Ieee 20th Electronics Packaging Technology Conference (Eptc)* (pp. 13–16). doi: 10.1109/EPTC.2018.8654283
- Shafique, M. F., Steenson, D. P., & Robertson, I. D. (2015). Fabrication of Microstructures in LTCC Technology Using Selective Laser Ablation. *IEEE Transactions on Components, Packaging and Manufacturing Technology*, 5(6), 845–851. doi: 10.1109/TCPMT.2015.2426720

- Manzillo, F. F., Ettorre, M., Lahti, M. S., Kautio, K. T., Lelaidier, D., Seguenot, E., & Sauleau, R. (2016). A Multilayer LTCC Solution for Integrating 5G Access Point Antenna Modules. *IEEE Transactions on Microwave Theory and Techniques*, *64*(7), 2272–2283. doi: 10.1109/TMTT.2016.2574313
- Bartsch, H., Pezoldt, J., Sanchez, F. M. M., Rios, J. J. J., Delgado, J. M. M., Breiling, J., & Müller, J. (2019). LTCC as substrate - enabling semiconductor and packaging integration. Dans *2019 22nd European Microelectronics and Packaging Conference & Exhibition (EMPC)* (pp. 1–4). doi: 10.23919/EMPC44848.2019.8951794
- Schmid, U., & Grosser, M. (2009). Electrical performance of Ti/Pt thin films on glass-ceramic substrates after high temperature loading. *Applied Physics A*, *96*(4), 921–932. doi: 10.1007/s00339-009-5255-6. Repéré à <https://doi.org/10.1007/s00339-009-5255-6>
- Needes, C. R., Barker, M. F., Ollivier, P. T., Hang, K. W., Souders, K. E., Wang, C. B., & Smith, M. A. (2003). Constrained-sintered, low-temperature Co-fired ceramic for IC packaging applications. Dans *53rd Electronic Components and Technology Conference, 2003. Proceedings.* (pp. 30–35). doi: 10.1109/ECTC.2003.1216252
- Mohanram, A., Lee, S.-H., Messing, G. L., & Green, D. J. (2006). Constrained Sintering of Low-Temperature Co-Fired Ceramics. *Journal of the American Ceramic Society*, *89*(6), 1923–1929. doi: <https://doi.org/10.1111/j.1551-2916.2006.01079.x>. Repéré à <https://doi.org/10.1111/j.1551-2916.2006.01079.x>
- Ihle, M., Ziesche, S., Roscher, F., Capraro, B., & Partsch, U. (2013). Reliable wafer-level-bonding method for MEMS packaging using LTCC interposers. Dans *2013 European Microelectronics Packaging Conference (EMPC)* (pp. 1–4).
- Lenz, C., Kappert, S., Ziesche, S., Neubert, H., & Partsch, U. (2016). Consideration of inhomogeneous shrinkages for LTCC-applications in panel-level processes. Dans *2016 39th International Spring Seminar on Electronics Technology (ISSE)* (pp. 163–168). doi: 10.1109/ISSE.2016.7563181
- Ma, L. Y., Soin, N., Daut, M. H. M., & Hatta, S. F. W. M. (2019). Comprehensive Study on RF-MEMS Switches Used for 5G Scenario. *IEEE Access*, *7*, 107506–107522. doi: 10.1109/ACCESS.2019.2932800
- Ma, Y. M., Liu, W. X., Liu, X. M., Wang, N., & Zhang, H. (2024). Review of sensing and actuation technologies - from optical MEMS and nanophotonics to photonic nanosystems. *International Journal of Optomechatronics*, *18*(1). doi: Artn 2342279 10.1080/15599612.2024.2342279. Repéré à <Go to ISI>://WOS:001215701400001
- Shao, B. Q., Lu, C. J., Xiang, Y. J., Li, F. X., & Song, M. X. (2024). Comprehensive Review of RF MEMS Switches in Satellite Communications. *Sensors*, *24*(10). doi: ARTN 3135

10.3390/s24103135. Repéré à <Go to ISI>://WOS:001231616900001

Abbas, Z., Mansoor, M., Habib, M., & Mehmood, Z. (2023). Review: MEMS sensors for flow separation detection. *Microsystem Technologies-Micro-and Nanosystems-Information Storage and Processing Systems*, 29(9), 1253–1280. doi: 10.1007/s00542-023-05513-x. Repéré à <Go to ISI>://WOS:001050517500001

Binali, R., Demirpolat, H., Kuntoglu, M., Makhesana, M., Yaghoubi, S., & Kul, B. S. (2024). A Comprehensive Review on Low-Cost MEMS Accelerometers for Vibration Measurement: Types, Novel Designs, Performance Evaluation, and Applications. *Journal of Molecular and Engineering Materials*. doi: 10.1142/S225123732430002x. Repéré à <Go to ISI>://WOS:001230650800001

Gill, W. A., Howard, I., Mazhar, I., & McKee, K. (2022). A Review of MEMS Vibrating Gyroscopes and Their Reliability Issues in Harsh Environments. *Sensors*, 22(19). doi: ARTN 7405
10.3390/s22197405. Repéré à <Go to ISI>://WOS:000867218700001

Zhang, Z., Zhang, H. M., Hao, Y. C., & Chang, H. L. (2024). A Review on MEMS Silicon Resonant Accelerometers. *Journal of Microelectromechanical Systems*, 33(2), 174–208. doi: 10.1109/Jmems.2024.3354235. Repéré à <Go to ISI>://WOS:001174070300001

You, Z. W., Wei, L., Zhang, M. L., Yang, F. H., & Wang, X. D. (2022). Hermetic and Bioresorbable Packaging Materials for MEMS Implantable Pressure Sensors: A Review. *IEEE Sensors Journal*, 22(24), 23633–23648. doi: 10.1109/Jsen.2022.3214337. Repéré à <Go to ISI>://WOS:000928140300004

Fallahnia, E., & Nabavi, S. (2021). Design of SAW hydrogen detector based on graphene-palladium nanoparticles. *Microsystem Technologies*, 27(5), 2033–2039. doi: 10.1007/s00542-020-04972-w. Repéré à <https://doi.org/10.1007/s00542-020-04972-w>

Kuang, Y. B., Hou, Z. Q., Jian, D. X., Liu, G., Ma, C. H., Xiao, D. B., & Wu, X. Z. (2023). Reducing the Sensitivity of Fabrication Error in the MEMS Butterfly Gyroscope by Adopting an Improved Vibration Beam. *IEEE Sensors Journal*, 23(6), 5609–5617. doi: 10.1109/Jsen.2023.3241019. Repéré à <Go to ISI>://WOS:000967310800001

Madhankumar, P., Sujatha, L., Sundar, R., & Viswanadam, G. (2023). Fabrication of low-cost MEMS microfluidic devices using metal embossing technique on glass for lab-on-chip applications. *Journal of Micromechanics and Microengineering*, 33(8). doi: ARTN 084001

10.1088/1361-6439/acd8c3. Repéré à <Go to ISI>://WOS:001006339500001

- Zhang, Y. F., Cui, M., & Wu, D. P. (2023). Design and Fabrication of a MEMS Bandpass Filter with Different Center Frequency of 8.5-12 GHz. *Micromachines*, 14(2). doi: ARTN 280
10.3390/mi14020280. Repéré à <Go to ISI>://WOS:000940519900001
- Zhou, T., Wu, Q. L., Pang, B., & Su, Y. (2023). Design and Fabrication Method of a Large-Size Electromagnetic MEMS Two-Dimensional Scanning Micromirror. *Journal of Microelectromechanical Systems*, 32(6), 552–561. doi: 10.1109/Jmems.2023.3309656.
Repéré à <Go to ISI>://WOS:001071904200001
- Chen, L. T., Chang, C. S., Chien, L. J., Lee, B. R., & Shieh, W. (2023). A Novel Packaging of the MEMS Gas Sensors Used for Harsh Outdoor and Human Exhale Sampling Applications. *Sensors*, 23(11). doi: ARTN 5087
10.3390/s23115087. Repéré à <Go to ISI>://WOS:001005381900001
- Maggi, L., Del Sarto, M., Chiarillo, T., Duqi, E., Baldo, L., Abbisogni, A., & Daniele, F. (2023). Novel package approach for MEMS pressure sensor. *2023 Ieee Sensors*. doi: 10.1109/Sensors56945.2023.10325006. Repéré à <Go to ISI>://WOS:001116741300157
- Xu, H., Wang, Z., Zhou, Z. F., Yi, Z. X., Qin, M., & Huang, Q. A. (2023). An Efficient Macromodel Extraction Strategy for Packaged MEMS Thermal Wind Sensor Considering Multiphysics. *IEEE Sensors Journal*, 23(6), 5879–5891. doi: 10.1109/Jsen.2023.3241645. Repéré à <Go to ISI>://WOS:000967132000001
- Xu, Y. Y., Liu, S. B., He, C. H., Wu, H., Cheng, L. L., Huang, Q. W., & Yan, G. Z. (2023). Research on Packaging Reliability and Quality Factor Degradation Model for Wafer-Level Vacuum Sealing MEMS Gyroscopes. *Micromachines*, 14(10). doi: ARTN 1956
10.3390/mi14101956. Repéré à <Go to ISI>://WOS:001089756500001
- Hohle, C. K., Döring, S., Friedrichs, M., Gehner, A., Rudloff, D., Schulze, M., . . . Trenkler, D. (2021). Challenges of Monolithic MEMS-on-CMOS Integration for Spatial Light Modulators. *Moems and Miniaturized Systems Xx*, 11697. doi: Artn 116970v
10.1117/12.2583036. Repéré à <Go to ISI>://WOS:000691782700021
- Bhattacharyya, T. K., & Ghosh, A. (2008). Behavioral modeling of a CMOS compatible high precision MEMS based electron tunneling accelerometer. *21st International Conference on Vlsi Design: Held Jointly with the 7th International Conference on Embedded Systems, Proceedings*, 595–600. doi: 10.1109/Vlsi.2008.60. Repéré à <Go to ISI>://WOS:000253939700099
- Ku, S. Y., Chou, T. C., Tsai, Y. C., Hu, H. W., Fang, Y. R., Lin, Y. J., . . . Chen, K. N. (2021). Advanced 2.5D Heterogeneous Integrated Platform Using Flexible Biocompatible Substrate for Biomedical Sensing System. *Ieee 71st Electronic Components and*

Technology Conference (Ectc 2021), 1020–1025. doi: 10.1109/Ectc32696.2021.00167. Repéré à <Go to ISI>://WOS:000702282700155

- Carrasco, E., Barba, M., Reig, B., Dieppedale, C., & Encinar, J. A. (2012b). Characterization of a Reflectarray Gathered Element With Electronic Control Using Ohmic RF MEMS and Patches Aperture-Coupled to a Delay. *IEEE Transactions on Antennas and Propagation*, 60(9), 4190–4201. doi: 10.1109/Tap.2012.2207046. Repéré à <Go to ISI>://WOS:000308460600019
- Chen, H. Y., Li, S. S. A., & Li, M. H. (2021). A Low Impedance CMOS-MEMS Capacitive Resonator Based on Metal-Insulator-Metal (MIM) Capacitor Structure. *IEEE Electron Device Letters*, 42(7), 1045–1048. doi: 10.1109/Led.2021.3081365. Repéré à <Go to ISI>://WOS:000668843100023
- Colon-Berrios, A. R., Edrees, H., De Godoy, D., Kinget, P., & Kymissis, I. (2017). Die-Level Processing for 3-D Monolithic Integration of Piezoelectric MEMS on CMOS. *2017 Ieee Soi-3d-Subthreshold Microelectronics Technology Unified Conference (S3s)*. Repéré à <Go to ISI>://WOS:000463041500038
- Wu, M.-L., & Lan, J.-S. (2021). Investigation of Adhesive's Material in Hermetic MEMS Package for Interfacial Crack between the Silver Epoxy and the Metal Lid during the Precondition Test. *Materials*, 14(19), 5626. Repéré à <https://www.mdpi.com/1996-1944/14/19/5626>
- Barriere, F., Crunteanu, A., Bessaudou, A., Pothier, A., Cosset, F., Mardivirin, D., & Blondy, P. (2010). Zero level metal thin film package for RF MEMS. Dans *2010 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF)* (pp. 148–151). doi: 10.1109/SMIC.2010.5422957
- Goggin, R., Wong, J. E., Hecht, B., Fitzgerald, P., & Schirmer, M. (2011). Fully integrated, high yielding, high reliability DC contact MEMS switch technology & control IC in standard plastic packages. *2011 Ieee Sensors*, 958–961. Repéré à <Go to ISI>://WOS:000299901200230
- Wang, Z. J., Yi, Z. X., Qin, M., & Huang, Q. A. (2021). Low-Drift MEMS Thermal Wind Sensor With Symmetric Packaging Using Plastic Injection Molding Process. *Ieee Transactions on Instrumentation and Measurement*, 70. doi: Artn 9507408 10.1109/Tim.2021.3066175. Repéré à <Go to ISI>://WOS:000686546200016
- Zimmerman, M., Felton, L., Lacsamana, E., & Navarro, R. (2005). Next generation low stress plastic cavity package for sensor applications. *Proceedings of the 7th Electronics Packaging Technology Conference, Vols. 1 and 2*, 231–237. Repéré à <Go to ISI>://WOS:000236080200043

- Oouchi, A. (2014). Plastic Molded Package Technology for MEMS Sensor Evolution of MEMS sensor package. *2014 International Conference on Electronics Packaging (Icep)*, 371–375. Repéré à <Go to ISI>://WOS:000347871400062
- Lou, X., Li, Z. H., & Jin, Y. F. (2006). Plastic-silicon bonding for MEMS packaging application. *Icept: 2006 7th International Conference on Electronics Packaging Technology, Proceedings*, 524–+. Repéré à <Go to ISI>://WOS:000245433100112
- Wu, G. Q., Wai, L. C., Han, B. B., Cheam, D. D., Chang, P. H. K., Singh, N., & Gu, Y. D. (2018). Robust Packaging For MEMS Sensors Using Plastic Moulding. *2018 Ieee 20th Electronics Packaging Technology Conference (Eptc)*, 916–919. Repéré à <Go to ISI>://WOS:000462926200179
- Seok, S. (2022). Editorial for the Special Issue "MEMS Packaging Technologies and 3D Integration". *Micromachines*, *13*(5). doi: ARTN 749 10.3390/mi13050749. Repéré à <Go to ISI>://WOS:000802577200001
- Schubring, A., & Fujita, Y. (2007). Ceramic Package Solutions for MEMS Sensors. *32nd Ieee/Cpmt International Electronic Manufacturing Technology Symposium*, 156–+. Repéré à <Go to ISI>://WOS:000262361500030
- Heck, J. M., Arana, L. R., Read, B., & Dory, T. S. (2005). Ceramic via wafer-level packaging for MEMS. *Advances in Electronic Packaging 2005, Pts a-C*, 1069–1074. doi: Doi 10.1115/Ipack2005-73369. Repéré à <Go to ISI>://WOS:000241978201031
- Liew, L. A., Liu, Y. P., Luo, R. L., Cross, T., An, L. N., Bright, V. M., . . . Raj, R. (2002). Fabrication of SiCN MEMS by photopolymerization of pre-ceramic polymer? *Sensors and Actuators a-Physical*, *95*(2-3), 120–134. doi: Doi 10.1016/S0924-4247(01)00723-3. Repéré à <Go to ISI>://WOS:000173177600007
- Gomez, H. C., Cardoso, R. M., Schianti, J. D., de Oliveira, A. M., & Gongora-Rubio, M. R. (2018). Fab on a Package: LTCC Microfluidic Devices Applied to Chemical Process Miniaturization. *Micromachines*, *9*(6). doi: ARTN 285 10.3390/mi9060285. Repéré à <Go to ISI>://WOS:000436506300031
- Li, C., Tan, Q. L., Zhang, W. D., Xue, C. Y., Li, Y. Z., & Xiong, J. J. (2014). Microfabrication of a Novel Ceramic Pressure Sensor with High Sensitivity Based on Low-Temperature Co-Fired Ceramic (LTCC) Technology. *Micromachines*, *5*(2), 396–407. doi: 10.3390/mi5020396. Repéré à <Go to ISI>://WOS:000338343700019
- Lucibello, A., Marcelli, R., Di Paola, E., Di Nardo, S., Pochesci, D., Croci, R., & Germani, C. (2018). Fabrication and test of RF MEMS in LTCC technology. *Microsystem Technologies-Micro-and Nanosystems-Information Storage and Processing Systems*, *24*(1), 511–518. doi: 10.1007/s00542-017-3419-4. Repéré à <Go to ISI>://WOS:000423320800055

- Mohri, M., Esashi, M., & Tanaka, S. (2014). MEMS Wafer-Level Packaging Technology Using LTCC Wafer. *Electronics and Communications in Japan*, 97(9), 246–U248. doi: 10.1002/ecj.11720. Repéré à <Go to ISI>://WOS:000340574100006
- Cui, M., Huang, Y., Li, J., & Meng, M. (2020). Design and Experiment of a Novel High-Impact MEMS Ceramic Sandwich Accelerometer for Multi-Layer Target Penetration. *IEEE Access*, 8, 107387–107398. doi: 10.1109/Access.2020.2991409. Repéré à <Go to ISI>://WOS:000544040800074
- Stegner, J., Stehr, U., Podoskin, D., Gropp, S., Fischer, M., Hoffmann, M., . . . Hein, M. A. (2016). Hybrid-Integrated RF MEMS-Based Reference Oscillator Using a Silicon-Ceramic Composite Substrate. *2016 German Microwave Conference (Gemic)*, 353–356. Repéré à <Go to ISI>://WOS:000382696600090
- Wang, H., Anand, A., & Liu, X. G. (2017). A Miniature 800-1100-MHz Tunable Filter with High-Q Ceramic Coaxial Resonators and Commercial RF-MEMS Tunable Digital Capacitors. *2017 Ieee 18th Wireless and Microwave Technology Conference (Wamicon)*. Repéré à <Go to ISI>://WOS:000403393300040
- Wang, H. R., Li, M. Y., Yu, Y. Y., Chen, Z. F., Ding, Y. T., Jiang, H. B., & Xie, H. K. (2019). A Piezoelectric Mems Loud Speaker Based on Ceramic Pzt. *2019 20th International Conference on Solid-State Sensors, Actuators and Microsystems & Eurosensors Xxxiii (Transducers & Eurosensors Xxxiii)*, 857–860. doi: 10.1109/transducers.2019.8808528. Repéré à <Go to ISI>://WOS:000539487000216
- Wang, S., Yi, Z. X., Qin, M., & Huang, Q. A. (2019). Temperature Effects of a Ceramic MEMS Thermal Wind Sensor Based on a Temperature-Balanced Mode. *IEEE Sensors Journal*, 19(17), 7254–7260. doi: 10.1109/Jsen.2019.2917697. Repéré à <Go to ISI>://WOS:000480379400010
- Zehetner, J., Kraus, S., Lucki, M., Vanko, G., Dzuba, J., & Lalinsky, T. (2016). Manufacturing of membranes by laser ablation in SiC, sapphire, glass and ceramic for GaN/ferroelectric thin film MEMS and pressure sensors. *Microsystem Technologies-Micro-and Nanosystems-Information Storage and Processing Systems*, 22(7), 1883–1892. doi: 10.1007/s00542-016-2887-2. Repéré à <Go to ISI>://WOS:000379331500038
- Stanimirović, I., & Stanimirović, Z. (2014). MEMS Packaging: Material Requirements and Reliability. *Infoteh-Jahorina*, 13, 1–4.
- KUMTA, P. (1996). Processing of Interconnected Glass and Ceramic Composites for Electronic Packaging(Final Report, 27 Jul. 1994- 26 Apr. 1996).

- Lakhdar, Y., Tuck, C., Binner, J., Terry, A., & Goodridge, R. (2021). Additive manufacturing of advanced ceramic materials. *Progress in Materials Science*, 116. doi: ARTN 100736 10.1016/j.pmatsci.2020.100736. Repéré à <Go to ISI>://WOS:000599502800002
- Villa, A., Gianchandani, P. K., & Baino, F. (2024). Sustainable Approaches for the Additive Manufacturing of Ceramic Materials. *Ceramics-Switzerland*, 7(1), 291–309. doi: 10.3390/ceramics7010019. Repéré à <Go to ISI>://WOS:001191785500001
- Mousapour, M. (2020). Multi-metal 3D printing with extrusion method.
- Su, R., Chen, J., Zhang, X., Wang, W., He, R., & Li, Y. (2024). Photocured Ti₃C₂T_x MXene/SiOC ceramic composite for electromagnetic interference shielding in the terahertz band. *Journal of Materials Chemistry A*, 12(24), 14479–14490.
- Dadkhah, M., Tulliani, J. M., Saboori, A., & Iuliano, L. (2023). Additive manufacturing of ceramics: Advances, challenges, and outlook. *Journal of the European Ceramic Society*, 43(15), 6635–6664. doi: 10.1016/j.jeurceramsoc.2023.07.033. Repéré à <Go to ISI>://WOS:001062225800001
- Ma, R., Liu, R., & Lu, B. (2024). Approaches Used to Design Support Structures for Ceramic Additive Manufacturing: A Review. *Additive Manufacturing Frontiers*, 3(2), 200136. doi: <https://doi.org/10.1016/j.amf.2024.200136>. Repéré à <https://www.sciencedirect.com/science/article/pii/S2950431724000273>
- Abdelkader, M., Petrik, S., Nestler, D., & Fijalkowski, M. (2024). Ceramics 3D Printing: A Comprehensive Overview and Applications, with Brief Insights into Industry and Market. *Ceramics-Switzerland*, 7(1), 68–85. doi: 10.3390/ceramics7010006. Repéré à <Go to ISI>://WOS:001191794500001
- Ribeiro, I., Matos, F., Jacinto, C., Salman, H., Cardeal, G., Carvalho, H., . . . Peças, P. (2020). Framework for Life Cycle Sustainability Assessment of Additive Manufacturing. *Sustainability*, 12(3). doi: ARTN 929 10.3390/su12030929. Repéré à <Go to ISI>://WOS:000519135103032
- Dong, X., Wu, J., Yu, H., Zhou, Q., Wang, W., Zhang, X., . . . He, R. (2022). Additive manufacturing of silicon nitride ceramics: A review of advances and perspectives. *International Journal of Applied Ceramic Technology*, 19(6), 2929–2949.
- Chen, H., Guo, L., Zhu, W., & Li, C. (2022). Recent advances in multi-material 3D printing of functional ceramic devices. *Polymers*, 14(21), 4635.
- Lakhdar, Y., Tuck, C., Binner, J., Terry, A., & Goodridge, R. (2021). Additive manufacturing of advanced ceramic materials. *Progress in Materials Science*, 116, 100736.

- Esteves, A. V. M., Martins, M. I., Soares, P., Rodrigues, M. A., Lopes, M. A., & Santos, J. D. (2022). Additive manufacturing of ceramic alumina/calcium phosphate structures by DLP 3D printing. *Materials Chemistry and Physics*, 276. doi: ARTN 125417
10.1016/j.matchemphys.2021.125417. Repéré à <Go to ISI>://WOS:000720137300006
- Schlacher, J., Hofer, A. K., Geier, S., Králeva, I., Papsík, R., Schwentenwein, M., & Bermejo, R. (2021). Additive manufacturing of high-strength alumina through a multi-material approach. *Open Ceramics*, 5. doi: ARTN 100082
10.1016/j.oceram.2021.100082. Repéré à <Go to ISI>://WOS:001103422000001
- Li, H., Elsayed, H., & Colombo, P. (2023). Enhanced mechanical properties of 3D printed alumina ceramics by using sintering aids. *Ceramics International*, 49(15), 24960–24971. doi: 10.1016/j.ceramint.2023.05.025. Repéré à <Go to ISI>://WOS:001025747000001
- Pchelintsev, I., Karamov, R., Tikhonov, A., Dubinin, O., Shishkovsky, I., & Evlashin, S. (2023). Fabrication of hierarchical lattice structures from zirconia stabilized ceramics by micro-SLA 3D printing approach. *Ceramics International*, 49(18), 29409–29416. doi: 10.1016/j.ceramint.2023.05.264. Repéré à <Go to ISI>://WOS:001148634900001
- Tang, Y. X., Xue, Z. H., Zhou, G. H., & Hu, S. (2024). Fabrication of High Thermal Conductivity Aluminum Nitride Ceramics via Digital Light Processing 3D Printing. *Materials*, 17(9). doi: ARTN 2010
10.3390/ma17092010. Repéré à <Go to ISI>://WOS:001219820100001
- Schlacher, J., Hofer, A.-K., Geier, S., Králeva, I., Papsík, R., Schwentenwein, M., & Bermejo, R. (2021). Additive manufacturing of high-strength alumina through a multi-material approach. *Open Ceramics*, 5, 100082.
- Tang, Y., Xue, Z., Zhou, G., & Hu, S. (2024). Fabrication of High Thermal Conductivity Aluminum Nitride Ceramics via Digital Light Processing 3D Printing. *Materials*, 17(9), 2010.
- Chen, S., Sun, D., Wang, C., Wen, S., Wu, J., Yan, C., . . . Ren, Z. (2022). Alumina-based ceramic mold with integral core and shell for hollow turbine blades fabricated by laser powder bed fusion. *Additive Manufacturing*, 58, 103046.
- Lomakin, K., Wang, L., Job, A., Suess-Wolf, R., Franke, J., & Gold, G. (2020). Additive Manufacturing of Coplanar Transmission Lines on Alumina Substrate up to 24 GHz using Laser Assisted Selective Metallization. *2020 50th European Microwave Conference (Eumc)*, 666–669. Repéré à <Go to ISI>://WOS:000656518200814
- Stoll, T., Kirstein, M., & Franke, J. (2018). Additive Manufacturing of 3D-copper-metallizations on alumina by means of Selective Laser Melting for power electronic

applications. Dans *CIPS 2018; 10th International Conference on Integrated Power Electronics Systems* (pp. 1–6).

Su, G. Y., Zhang, Y. S., Jin, C. Y., Zhang, Q. Y., Lu, J. R., Liu, Z. Q., . . . Ma, J. (2023). 3D printed zirconia used as dental materials: a critical review. *Journal of Biological Engineering*, *17*(1). doi: ARTN 78

10.1186/s13036-023-00396-y. Repéré à <Go to ISI>://WOS:001128815800001

Yoo, L. G., Pang, N. S., Kim, S. H., & Jung, B. Y. (2023). Mechanical properties of additively manufactured zirconia with alumina air abrasion surface treatment. *Scientific Reports*, *13*(1). doi: ARTN 9153

10.1038/s41598-023-36181-6. Repéré à <Go to ISI>://WOS:001007425500051

Willems, E., Turon-Vinas, M., dos Santos, B. C., Van Hooreweder, B., Zhang, F., Van Meerbeek, B., & Vleugels, J. (2021). Additive manufacturing of zirconia ceramics by material jetting. *Journal of the European Ceramic Society*, *41*(10), 5292–5306. doi: 10.1016/j.jeurceramsoc.2021.04.018. Repéré à <Go to ISI>://WOS:000651858100002

Zhang, X. P., Wu, X., & Shi, J. (2020). Additive manufacturing of zirconia ceramics: a state-of-the-art review. *Journal of Materials Research and Technology-Jmr&T*, *9*(4), 9029–9048. doi: 10.1016/j.jmrt.2020.05.131. Repéré à <Go to ISI>://WOS:000560676500006

Klocke, F., Derichs, C., Ader, C., & Demmer, A. (2007). Investigations on laser sintering of ceramic slurries. *Production Engineering*, *1*(3), 279–284. doi: 10.1007/s11740-007-0047-3. Repéré à <https://doi.org/10.1007/s11740-007-0047-3>

Liu, Q., Danlos, Y., Song, B., Zhang, B., Yin, S., & Liao, H. (2015). Effect of high-temperature preheating on the selective laser melting of yttria-stabilized zirconia ceramic. *Journal of Materials Processing Technology*, *222*, 61–74. doi: <https://doi.org/10.1016/j.jmatprotec.2015.02.036>. Repéré à <https://www.sciencedirect.com/science/article/pii/S0924013615000862>

Zhang, K., Meng, Q., Qu, Z., & He, R. (2024). A review of defects in vat photopolymerization additive-manufactured ceramics: Characterization, control, and challenges. *Journal of the European Ceramic Society*, *44*(3), 1361–1384.

Zhang, X., Wu, X., & Shi, J. (2020). Additive manufacturing of zirconia ceramics: A state-of-the-art review. *Journal of materials research and technology*, *9*(4), 9029–9048.

Liang, C. Y., Huang, J., Wang, J. J., Gong, H. X., Bai, D. Q., & Zhao, P. B. (2023). Additive manufacturing of low-temperature co-fired ceramic substrates and surface conductors based on material jetting. *Additive Manufacturing*, *78*. doi: ARTN 103856

10.1016/j.addma.2023.103856. Repéré à <Go to ISI>://WOS:001113683600001

- Liang, C., Huang, J., Wang, J., Gong, H., Bai, D., & Zhao, P. (2023). Additive manufacturing of low-temperature co-fired ceramic substrates and surface conductors based on material jetting. *Additive Manufacturing*, 78, 103856.
- Aishwarya, K., Darve, R., Gadde, J. R., Kale, H., Hawaldar, R., Giramkar, V., . . . Joseph, S. (2022). Optimisation of Slurry Compositions for Improving the Mechanical Properties of Low Temperature Co-Fired Ceramic (LTCC) Tapes. Dans *IOP Conference Series: Materials Science and Engineering* (Vol. 1248, pp. 012096). IOP Publishing.
- Liu, S. C., Ye, F., Liu, L. M., Liu, Q., & Li, J. Y. (2015). Preparation of Aluminum Nitride Ceramics by Aqueous Tape Casting. *Materials and Manufacturing Processes*, 30(5), 605–610. doi: 10.1080/10426914.2014.973592. Repéré à <Go to ISI>://WOS:000352916800006
- Shariatdoust, M. S., & Aghajani, H. (2018). Protective Properties of Aluminum Nitride Coatings by DC-PVD Sputtering on Cu-10Al-13Mn Shape Memory Alloy. *Journal of Materials Engineering and Performance*, 27(12), 6365–6373. doi: 10.1007/s11665-018-3719-6. Repéré à <Go to ISI>://WOS:000453876600015
- La Spina, L., Schellevis, H., Nenadovic, N., & Nanver, L. K. (2006). PVD aluminium nitride as heat spreader in silicon-on-glass technology. *2006 25th International Conference on Microelectronics, Vols 1 and 2, Proceedings*, 365–+. Repéré à <Go to ISI>://WOS:000238839700070
- Alvarez, D., Spiegelman, J. J., Andachi, K., Kondusamy, A., & Kim, J. (2019). Enabling Low Temperature Aluminum Nitride ALD by Use of a Novel Hydrazine Source. *2019 Compound Semiconductor Week (Csw)*. Repéré à <Go to ISI>://WOS:000539485600353
- Cotell, C. M., & Donovan, E. P. (1991). Characterization of Si/Si₃N₄ Layered Structures Grown by Physical Vapor Deposition/Ion Beam Assisted Deposition. *Evolution of Thin-Film and Surface Microstructure*, 202, 481–486. Repéré à <Go to ISI>://WOS:A1991BT82M00074
- Sota, S., Handa, K., Fujii, S., Tanabe, T., Uzawa, Y., Furusawa, K., & Sekine, N. (2024). Fabrication of silicon nitride based high-Q microring resonators prepared by the hot-wire CVD method and their applications to frequency comb generation. *Optical Materials Express*, 14(5), 1128–1138. doi: 10.1364/Ome.520340. Repéré à <Go to ISI>://WOS:001229236200004
- Zhang, Y. D., Tang, J. L., Hu, Y. J., Yuan, J., Guan, L. L., Li, X. Y., . . . Zhuang, S. W. (2021). Effect of hydrogen content on dielectric strength of the silicon nitride film deposited by ICP-CVD. *Chinese Physics B*, 30(4). doi: ARTN 048103
10.1088/1674-1056/abea82. Repéré à <Go to ISI>://WOS:000687233400001

- Zhang, Y., Tang, J., Hu, Y., Yuan, J., Guan, L., Li, X., . . . Xu, K. (2021). Effect of hydrogen content on dielectric strength of the silicon nitride film deposited by ICP-CVD. *Chinese Physics B*, 30(4), 048103.
- Gao, L., Wei, L., Guo, H., Gong, S., & Xu, H. (2016). Deposition mechanisms of yttria-stabilized zirconia coatings during plasma spray physical vapor deposition. *Ceramics International*, 42(4), 5530–5536.
- Han, J., Cheng, P., Wang, H., Zhang, C. C., Zhang, J. B., Wang, Y., . . . Ding, G. F. (2014). MEMS-based Pt film temperature sensor on an alumina substrate. *Materials Letters*, 125, 224–226. doi: 10.1016/j.matlet.2014.03.170. Repéré à <Go to ISI>://WOS:000336696400059
- Sharma, R. K., Kaneriya, R., Patel, S., Bindal, A., & Pargaien, K. C. (2013). Microwave integrated circuits fabrication on alumina substrate using pattern up direct electroless nickel and immersion Au plating and study of its properties. *Microelectronic Engineering*, 108, 45–49. doi: 10.1016/j.mee.2013.02.061. Repéré à <Go to ISI>://WOS:000321423200010
- Aslani-Amoli, N., Liu, F. H., Swaminathan, M., Zhuang, C. G., Zhelev, N. Z., Seok, S. H., & Kim, C. (2021). First Demonstration of Ultra-Miniaturized, High-Performance Filters on Alumina Ribbon Ceramic Substrates for 5G Applications. *2021 51st European Microwave Conference (Eumc)*, 441–444. Repéré à <Go to ISI>://WOS:000819476100108
- Aquino, F., Tiradossi, D., Pelliccia, L., De Padova, A., Vitulli, F., Di Nardo, S., & Deborgies, F. (2022). Ka-band Cavity Filter Manufactured in 3D-printed Alumina Technology. *2022 52nd European Microwave Conference (Eumc)*, 123–126. Repéré à <Go to ISI>://WOS:000895717500032
- Han, J., Cheng, P., Wang, H., Zhang, C., Zhang, J., Wang, Y., . . . Ding, G. (2014). MEMS-based Pt film temperature sensor on an alumina substrate. *Materials Letters*, 125, 224–226.
- Lee, Y. S., Kim, J. J., & Jeong, K. H. (2011). A Plastic Lens with Anti-reflective Structures Using a Nanoporous Alumina Template with Lens Curvature. *Omn2011: 16th International Conference on Optical Mems and Nanophotonics*, 61–62. Repéré à <Go to ISI>://WOS:000297850100025
- Suzuki, Y., Horii, Y., Kasagi, N., & Matsuda, S. (2004). Micro catalytic combustor with tailored porous alumina. *Mems 2004: 17th Ieee International Conference on Micro Electro Mechanical Systems, Technical Digest*, 312–315. doi: Doi 10.1109/Mems.2004.1290585. Repéré à <Go to ISI>://WOS:000189435200078

- Lee, Y.-S., Kim, J.-J., & Jeong, K.-H. (2011). A plastic lens with anti-reflective structures using a nanoporous alumina template with lens curvature. Dans *16th International Conference on Optical MEMS and Nanophotonics* (pp. 61–62). IEEE.
- László, J., András, V. V., Timár-Horváth, V., Desmulliez, M. P. Y., & Dhariwal, R. S. (2008). Porous Alumina Based Capacitive MEMS RH Sensor. *Dtip 2008: Symposium on Design, Test, Integration and Packaging of Mems/Moems*, 381–+. doi: Doi 10.1109/Dtip.2008.4753024. Repéré à <Go to ISI>://WOS:000264735500085
- Jeong, H. I., Choi, G., & Kim, J. (2020). Suspended Alumina Membrane for Ga₂O₃ Gas Sensor with Enhanced Lifetime at High-Temperature. *2020 33rd Ieee International Conference on Micro Electro Mechanical Systems (Mems 2020)*, 729–732. Repéré à <Go to ISI>://WOS:000569381600189
- Jeong, H.-I., Choi, G., & Kim, J. (2020). Suspended Alumina Membrane for Ga₂O₃ Gas Sensor with Enhanced Lifetime at High-Temperature. Dans *2020 IEEE 33rd International Conference on Micro Electro Mechanical Systems (MEMS)* (pp. 729–732). IEEE.
- Zekry, J., Tezcan, D. S., Celis, J. P., Puers, R., Hoof, C. V., & Tilmans, H. A. C. (2011). Wafer-level thin film vacuum packages for MEMS using nanoporous anodic alumina membranes. Dans *2011 16th International Solid-State Sensors, Actuators and Microsystems Conference* (pp. 974–977). doi: 10.1109/TRANSDUCERS.2011.5969507
- Maharshi, V., Kumar, M., Agarwal, A., & Mitra, B. (2023). Mems Thin-Film Vacuum Package Utilizing Glow Discharge Getter. *2023 Ieee 36th International Conference on Micro Electro Mechanical Systems, Mems*, 665–668. doi: 10.1109/Mems49605.2023.10052625. Repéré à <Go to ISI>://WOS:000975359200175
- Yildirim, D., Li, G. P., & Bachman, M. (2016). Deep, High Aspect Ratio Etches in Alumina Films for MEMS and Advanced Packages. *2016 Ieee 66th Electronic Components and Technology Conference (Ectc)*, 1918–1923. doi: 10.1109/Ectc.2016.16. Repéré à <Go to ISI>://WOS:000386103500283
- Zekry, J., Tezcan, D., Celis, J.-P., Puers, R., Van Hoof, C., & Tilmans, H. (2011). Wafer-level thin film vacuum packages for MEMS using nanoporous anodic alumina membranes. Dans *2011 16th International Solid-State Sensors, Actuators and Microsystems Conference* (pp. 974–977). IEEE.
- Maharshi, V., Kumar, M., Agarwal, A., & Mitra, B. (2023). MEMS thin-film vacuum package utilizing glow discharge getter. Dans *2023 IEEE 36th International Conference on Micro Electro Mechanical Systems (MEMS)* (pp. 665–668). IEEE.

- Yildirim, D., Li, G.-P., & Bachman, M. (2016). Deep, high aspect ratio etches in alumina films for MEMS and advanced packages. Dans *2016 IEEE 66th Electronic Components and Technology Conference (ECTC)* (pp. 1918–1923). IEEE.
- Oblov, K., Ivanova, A., Soloviev, S., Samotaev, N., Lipilin, A., Vasiliev, A., & Sokolov, A. (2015). Fabrication of Microhotplates Based on Laser Micromachining of Zirconium Oxide. *Physics Procedia*, 72, 485–489. doi: <https://doi.org/10.1016/j.phpro.2015.09.057>. Repéré à <https://www.sciencedirect.com/science/article/pii/S1875389215012274>
- Zeiser, R., Ayub, S., Wagner, P., Müller, J., Henneck, S., & Wilde, J. (2015). Low Stress Flip-Chip Package for Pressure Sensors Operating at 500 °C. *2015 Transducers - 2015 18th International Conference on Solid-State Sensors, Actuators and Microsystems (Transducers)*, 1271–1274. Repéré à <Go to ISI>://WOS:000380461400316
- Fobare, D., Haldar, P., Efstathiadis, H., Metacarpa, D., Wax, J., Olenick, J., . . . Venkateswaran, V. (2014). Novel Application of Yttria Stabilized Zirconia as a Substrate for Thin Film CIGS Solar Cells. *2014 Ieee 40th Photovoltaic Specialist Conference (Pvsc)*, 341–344. Repéré à <Go to ISI>://WOS:000366638900077
- Zeiser, R., Ayub, S., Wagner, P., Müller, J., Henneck, S., & Wilde, J. (2015). Low stress flip-chip package for pressure sensors operating at 500° C. Dans *2015 Transducers-2015 18th International Conference on Solid-State Sensors, Actuators and Microsystems (TRANSDUCERS)* (pp. 1271–1274). IEEE.
- Fobare, D., Haldar, P., Efstathiadis, H., Metacarpa, D., Wax, J., Olenick, J., . . . Venkateswaran, V. (2014). Novel application of Yttria Stabilized Zirconia as a substrate for thin film CIGS solar cells. Dans *2014 Ieee 40th Photovoltaic Specialist Conference (Pvsc)* (pp. 0341–0344). IEEE.
- Cheah, K. H., Khiew, P. S., & Chin, J. K. (2012). Fabrication of a zirconia MEMS-based microthruster by gel casting on PDMS soft molds. *Journal of Micromechanics and Microengineering*, 22(9). doi: Artn 095013
10.1088/0960-1317/22/9/095013. Repéré à <Go to ISI>://WOS:000308210600023
- Lin, G. M., Dai, C. L., & Yang, M. Z. (2013). A Zirconium Dioxide Ammonia Microsensor Integrated with a Readout Circuit Manufactured Using the 0.18 μm CMOS Process. *Sensors*, 13(3), 3664–3674. doi: 10.3390/s130303664. Repéré à <Go to ISI>://WOS:000316612900062
- Cheah, K. H., Khiew, P., & Chin, J. (2012). Fabrication of a zirconia MEMS-based microthruster by gel casting on PDMS soft molds. *Journal of Micromechanics and Microengineering*, 22(9), 095013.

- Lin, G.-M., Dai, C.-L., & Yang, M.-Z. (2013). A Zirconium Dioxide Ammonia Microsensor Integrated with a Readout Circuit Manufactured Using the 0.18 μm CMOS Process. *Sensors*, *13*(3), 3664–3674.
- Lemette, S., Bessouet, C., Aassime, A., Coste, P., Bosseboeuf, A., & Moulin, J. (2023). Zr-Ti getter film integration in MEMS vacuum packaging. *Vacuum*, *210*. doi: ARTN 111825 10.1016/j.vacuum.2023.111825. Repéré à <Go to ISI>://WOS:000927297200001
- Zhou, Z. Z., Yuan, J. L., & Lv, B. H. (2009). Study on the Finishing Process for the Aluminum Nitride Substrates. *Ultra-Precision Machining Technologies*, *69-70*, 282–+. doi: DOI 10.4028/www.scientific.net/AMR.69-70.282. Repéré à <Go to ISI>://WOS:000269314200057
- Hassan, N., Lee, J., Kim, M., Kim, U., Kim, M., Moon, S., . . . Cho, J. H. (2024). Enhanced mechanical properties of aluminum nitride-yttria ceramics through grain refinement by pressure assisted two-step sintering. *Journal of the European Ceramic Society*, *44*(2), 831–840. doi: 10.1016/j.jeurceramsoc.2023.09.039. Repéré à <Go to ISI>://WOS:001107012900001
- Zhou, Z. Z., Yuan, J. L., & Lv, B. H. (2009). Study on the finishing process for the aluminum nitride substrates. *Advanced Materials Research*, *69*, 282–286.
- Cai, J. X., Wang, Y. Y., Jiang, D. H., Zhang, S. S., Gu, Y. D. A., Lou, L., . . . Wu, T. (2022). Beyond fundamental resonance mode: high-order multi-band ALN PMUT for in vivo photoacoustic imaging. *Microsystems & Nanoengineering*, *8*(1). doi: ARTN 116 10.1038/s41378-022-00426-7. Repéré à <Go to ISI>://WOS:000880333100001
- Proto, A., Rufer, L., Basrou, S., & Penhaker, M. (2022). Modeling and Measurement of an Ultrasound Power Delivery System for Charging Implantable Devices Using an AlN-Based pMUT as Receiver. *Micromachines*, *13*(12). doi: ARTN 2127 10.3390/mi13122127. Repéré à <Go to ISI>://WOS:000904558300001
- Haider, S. T., Shah, M. A., Lee, D. G., & Hur, S. (2023). A Review of the Recent Applications of Aluminum Nitride-Based Piezoelectric Devices. *IEEE Access*, *11*, 58779–58795. doi: 10.1109/Access.2023.3276716. Repéré à <Go to ISI>://WOS:001016803800001
- Ledesma, E., Zamora, I., Uranga, A., Torres, F., & Barniol, N. (2021). Enhancing AlN PMUTs' Acoustic Responsivity within a MEMS-on-CMOS Process. *Sensors*, *21*(24). doi: ARTN 8447 10.3390/s21248447. Repéré à <Go to ISI>://WOS:000737257700001
- Ledesma, E., Zamora, I., Torres, F., Uranga, A., Tzanov, V., Barniol, N., . . . Soundara-Pandian, M. (2019). AlN Piezoelectric Micromachined Ultrasonic Transducer Array Monolithically Fabricated on Top of Pre-Processed CMOS Substrates. Dans *2019 20th International Conference on Solid-State Sensors, Actuators and Microsystems &*

Euroensors Xxxiii (Transducers & Euroensors Xxxiii) (pp. 655–658). doi: 10.1109/TRANSDUCERS.2019.8808706

Horsley, D. A., Lu, Y. P., Tang, H. Y., Jiang, X. Y., Boser, B. E., Tsai, J. M., . . . Daneman, M. J. (2016). Ultrasonic fingerprint sensor based on a PMUT array bonded to CMOS circuitry. *2016 Ieee International Ultrasonics Symposium (Ius)*. Repéré à <Go to ISI>://WOS:000387497400444

Liu, W. J., He, L. M., Wang, X. B., Zhou, J., Xu, W. J., Smagin, N., . . . Ren, J. Y. (2019). 3D FEM Analysis of High-Frequency AlN-Based PMUT Arrays on Cavity SOI. *Sensors, 19*(20). doi: ARTN 4450
10.3390/s19204450. Repéré à <Go to ISI>://WOS:000497864700098

Xie, Q. Y., & Nguyen, C. T. C. (2020). 167-MHz AlN Capacitive-Piezoelectric Oscillator. *Proceedings of the 2020 Ieee International Ultrasonics Symposium (Ius)*. doi: 10.1109/ius46767.2020.9251799. Repéré à <Go to ISI>://WOS:000635688900491

Ding, R., Xuan, W. P., Dong, S. R., Zhang, B., Gao, F., Liu, G., . . . Luo, J. K. (2022). The 3.4 GHz BAW RF Filter Based on Single Crystal AlN Resonator for 5G Application. *Nanomaterials, 12*(17). doi: ARTN 3082
10.3390/nano12173082. Repéré à <Go to ISI>://WOS:000851894800001

Gao, A. M., Liu, K. F., Liang, J. R., & Wu, T. (2020). AlN MEMS filters with extremely high bandwidth widening capability. *Microsystems & Nanoengineering, 6*(1). doi: ARTN 74
10.1038/s41378-020-00183-5. Repéré à <Go to ISI>://WOS:000570227100001

Gao, A. M., Winterkorn, M., Yang, Y. S., Lu, R. C., Provine, J., & Gong, S. B. (2019). BOOSTING Qs OF AlN RESONATORS BY REDEFINING ACOUSTIC BOUNDARIES. *2019 Ieee 32nd International Conference on Micro Electro Mechanical Systems (Mems)*, 883–886. doi: 10.1109/memsys.2019.8870846. Repéré à <Go to ISI>://WOS:000541142100242

Haider, S. T., Shah, M. A., Lee, D.-G., & Hur, S. (2023). A review of the recent applications of aluminum nitride-based piezoelectric devices. *Ieee Access, 11*, 58779–58795.

Kanechika, Y., Kuramoto, K., Fukunaga, Y., Imoto, Y., Inaki, Y., Fujii, S., . . . Ueda, M. (2018). Development of novel AlN filler for high thermal conductivity packaging material. *2018 International Conference on Electronics Packaging and Imaps All Asia Conference (Icep-Iaac)*, 574–575. Repéré à <Go to ISI>://WOS:000851394800133

Koutsourelis, M., Siannas, N., & Papaioannou, G. (2017). Temperature accelerated discharging processes through the bulk of PECVD silicon nitride films for MEMS capacitive switches. *Microelectronics Reliability, 76*, 631–634. doi: 10.1016/j.microrel.2017.07.018. Repéré à <Go to ISI>://WOS:000414817500117

- Persano, A., Bagolini, A., Iannacci, J., Novel, D., Campa, A., & Quaranta, F. (2023). Low-Temperature Thin Film Encapsulation for MEMS With Silicon Nitride/Chromium Cap. *IEEE Sensors Journal*, 23(15), 16710–16720. doi: 10.1109/Jsen.2023.3289594. Repéré à <Go to ISI>://WOS:001044265000028
- Rahman, H. U., Johnson, B. C., Mccallum, J. C., Gauja, E., & Ramer, R. (2013). Fabrication and characterization of PECVD silicon nitride for RF MEMS applications. *Microsystem Technologies-Micro-and Nanosystems-Information Storage and Processing Systems*, 19(1), 131–136. doi: 10.1007/s00542-012-1522-0. Repéré à <Go to ISI>://WOS:000313048200016
- Shi, S., Wang, X. F., Xu, C. L., Yuan, J. J., Fang, J., Jiang, S. W., & Liu, S. (2013). Fabricating processes of free-standing silicon nitride thin film for MEMS devices. *2013 14th International Conference on Electronic Packaging Technology (Icept)*, 23–26. Repéré à <Go to ISI>://WOS:000349907100005
- Zhu, X. T., Wang, C. Y., Little, B. E., Ou, Z. Y., Chu, S. T., Cui, L., & Li, X. Y. (2024). Enhanced efficiency of correlated photon pairs generation in silicon nitride with a low-loss 3D edge coupler. *Apl Photonics*, 9(6). doi: Artn 066102 10.1063/5.0198693. Repéré à <Go to ISI>://WOS:001242306700002
- Zheng, X. Z., Zhao, C. X., Ma, Y. J., Qiao, S. J., Chen, S., Zhang, Z. J., . . . Ruan, S. C. (2023). High performance on-chip polarization beam splitter at visible wavelengths based on a silicon nitride small-sized ridge waveguide. *Optics Express*, 31(23), 38419–38429. doi: 10.1364/Oe.505237. Repéré à <Go to ISI>://WOS:001108090500002
- Wang, J., Liu, K., Harrington, M. W., Rudy, R. Q., & Blumenthal, D. J. (2022). A low-power PZT stress-optic Si₃N₄ micro-ring modulator for PDH locking applications. Dans *Conference on Lasers and Electro-Optics* (pp. STu5G.2). Optica Publishing Group. doi: 10.1364/CLEO_SI.2022.STu5G.2. Repéré à https://opg.optica.org/abstract.cfm?URI=CLEO_SI-2022-STu5G.2
- Sharma, S., Kohli, N., Brière, J., Nabki, F., & Ménard, M. (2022). Integrated 1 x 3 MEMS silicon nitride photonics switch. *Optics Express*, 30(12), 22200–22220. doi: 10.1364/Oe.460533. Repéré à <Go to ISI>://WOS:000810533400159
- Seetharaman, K., van Velzen, B., van Wingerden, J., van Zadelhoff, H., Yuan, C., Rietveld, F., . . . Beijerinck, H. C. W. (2010a). A Robust Thin-Film Wafer-Level Packaging Approach for MEMS Devices. *Journal of Microelectronics and Electronic Packaging*, 7(3), 175–180. doi: 10.4071/imaps.270
- Sharma, S., Kohli, N., Brière, J., Nabki, F., & Ménard, M. (2022). Integrated 1× 3 MEMS silicon nitride photonics switch. *Optics Express*, 30(12), 22200–22220.

- Seetharaman, K., van Velzen, B., van Wingerden, J., van Zadelhoff, H., Yuan, C., Rietveld, F., . . . Beijerinck, H. C. (2010b). A robust thin-film wafer-level packaging approach for MEMS devices. *Journal of Microelectronics and Electronic Packaging*, 7(3), 175–180.
- Kolpe, M., Giramkar, V., Chaware, V., Joseph, S., & Phatak, G. (2015). Fabrication and Characterization of In-House Developed Resistor Paste as Buried Micro Heaters In LTCC for Sensor Applications. *2015 2nd International Symposium on Physics and Technology of Sensors*, 230–234. Repéré à <Go to ISI>://WOS:000380572200050
- Kumar, D. S., Suri, N., & Khanna, P. K. (2018). Stable interconnections for LTCC micro-heater using isothermal solidification technique. *Soldering & Surface Mount Technology*, 30(1), 35–41. doi: 10.1108/Ssmt-04-2017-0012. Repéré à <Go to ISI>://WOS:000423187600004
- Gongora-Rubio, M. R., Espinoza-Vallejos, P., Sola-Laguna, L., & Santiago-Avilés, J. J. (2001). Overview of low temperature co-fired ceramics tape technology for meso-system technology (MsST). *Sensors and Actuators A: Physical*, 89(3), 222–241. doi: [https://doi.org/10.1016/S0924-4247\(00\)00554-9](https://doi.org/10.1016/S0924-4247(00)00554-9). Repéré à <https://www.sciencedirect.com/science/article/pii/S0924424700005549>
- Li, C., Tan, Q. L., Xue, C. Y., Zhang, W. D., Li, Y. Z., & Xiong, J. J. (2014). A High-Performance LC Wireless Passive Pressure Sensor Fabricated Using Low-Temperature Co-Fired Ceramic (LTCC) Technology. *Sensors*, 14(12), 23337–23347. doi: 10.3390/s141223337. Repéré à <Go to ISI>://WOS:000346794300060
- Smetana, W., & Unger, M. (2008). Design and characterization of a humidity sensor realized in LTCC-technology. *Microsystem Technologies-Micro-and Nanosystems-Information Storage and Processing Systems*, 14(7), 979–987. doi: 10.1007/s00542-007-0465-3. Repéré à <Go to ISI>://WOS:000256090900014
- Belavic, D., Hodnik, M., Santo, M., Bolado, P., Ursic, H., Bradesko, A., . . . Schreiner, C. (2016). LTCC-based Ceramic Microsystems with Integrated Fluidic Elements and Sensors. *Proceedings of the 2016 International Conference and Exposition on Electrical and Power Engineering (Epe 2016)*, 42–46. doi: 10.1109/Icepe.2016.7781299. Repéré à <Go to ISI>://WOS:000390706300009
- Fournier, Y. *3D Structuration Techniques of LTCC for Microsystems Applications* (EPFL). Repéré à https://infoscience.epfl.ch/record/149165/files/EPFL_TH4772.pdf
- Fournier, Y. (2010). *3D structuration techniques of LTCC for microsystems applications* (Verlag nicht ermittelbar).

- Zhang, Z., Gu, R., Yuan, Z., Xie, Y., Jiang, T., Lei, F., . . . Huang, J. (2025). A Novel Inline Near-Zero Thermopile RF MEMS Power Sensor. *Journal of Microelectromechanical Systems*, 34(1), 59–64. doi: 10.1109/JMEMS.2024.3501477
- Huang, M., Han, X., Zhao, L., Fan, S., Xia, Y., Qiao, Z., . . . Hou, X. (2024). Design and Fabrication of a MEMS Temperature and Pressure Integrated Sensor With Back-Inlet Package Structure. *Ieee Sensors Journal*, 24(16), 25476–25485. doi: 10.1109/JSEN.2024.3424477
- Tulaev, A. T., Kozlov, A. S., Belyaev, J. V., Loboda, V. V., Bellavin, M. A., & Korotkov, A. S. (2024). MEMS Pressure Sensors Design, Simulation, Manufacturing, Interface Circuits: A Review. *Ieee Sensors Journal*, 24(6), 7395–7405. doi: 10.1109/JSEN.2024.3358951
- Chung, V. P. J., Liang, J. K. C., Cheng, C. L., Yip, M. C., & Fang, W. (2014). Development of a CMOS-MEMS RF-aerogel-based capacitive humidity sensor. Dans *SENSORS, 2014 IEEE* (pp. 190–193). doi: 10.1109/ICSENS.2014.6984965
- Gu, R., Qiao, X., Wang, J., Cai, C., & Zhang, Z. (2024). A Novel Real-Time Self-Monitoring RF MEMS Power Sensor for 0.1–30 GHz Applications. *IEEE Sensors Letters*, 8(5), 1–4. doi: 10.1109/LSENS.2024.3390112
- Hikmat, O. F., & Ali, M. S. M. (2017). RF MEMS Inductors and Their Applications—A Review. *Journal of Microelectromechanical Systems*, 26(1), 17–44. doi: 10.1109/JMEMS.2016.2627039
- Zhang, Z., Gu, R., & Liu, J. (2023). A High-Performance RF MEMS Power Sensor for Near-Zero Detection Applications. *Ieee Electron Device Letters*, 44(11), 1885–1887. doi: 10.1109/LED.2023.3318558
- Carlowitz, C., & Dietz, M. (2023). Integrated Front-End Approaches for Wireless 100 Gb/s and Beyond: Enabling Efficient Ultra-High Speed Wireless Communication Systems. *IEEE Microwave Magazine*, 24(8), 16–34. doi: 10.1109/MMM.2023.3277360
- Wane, S., Huard, V., Rack, M., Nyssens, L., Kieniewicz, B., Bajon, D., & Raskin, J. P. (2020). Broadband Smart mmWave Front-End-Modules in Advanced FD-SOI with Adaptive-Biasing and Tuning of Distributed Antenna-Arrays. Dans *2020 IEEE Texas Symposium on Wireless and Microwave Circuits and Systems (WMCS)* (pp. 1–5). doi: 10.1109/WMCS49442.2020.9172398
- Jain, S., Agrawal, A., Garg, R., & Natarajan, A. (2021). Recent Developments in Integrated Interferer-Tolerant Receivers for Reconfigurable Radios. *IEEE Journal of Microwaves*, 1(3), 723–737. doi: 10.1109/JMW.2021.3070470

- Li, P., Peng, Y., & Li, Y. (2019). Overview of Development in Reconfigurable Multi-Mode Multi-Band Power Amplifier Design. Dans *2019 IEEE MTT-S International Wireless Symposium (IWS)* (pp. 1–3). doi: 10.1109/IEEE-IWS.2019.8804116
- Mikrut, D., Roblin, P., Chang, H. C., Smith, S., Coffey, J., Tantawy, R., & Frey, D. (2024). A Brief Overview of Reconfigurable PA Technologies : (Invited Paper). Dans *2024 IEEE Wireless and Microwave Technology Conference (WAMICON)* (pp. 1–4). doi: 10.1109/WAMICON60123.2024.10522804
- Shaffer, G., Johnson, W. J. D., Jones, T. R., Semnani, A., & Peroulis, D. (2025). Continuously Reconfigurable and High-Efficiency 70 W Power Amplifiers for 1–5 GHz. *IEEE Transactions on Microwave Theory and Techniques*, 1–11. doi: 10.1109/TMTT.2025.3560230
- Gilasgar, M., Barlabé, A., & Pradell, L. (2019). A 2.4 GHz CMOS Class-F Power Amplifier With Reconfigurable Load-Impedance Matching. *IEEE Transactions on Circuits and Systems I: Regular Papers*, 66(1), 31–42. doi: 10.1109/TCSI.2018.2851608
- Moloudi, F., & Eslamipour, O. (2021). Wide-band switching-mode power amplifier using varactor-based reconfigurable output matching network. *AEU - International Journal of Electronics and Communications*, 132, 153647. doi: <https://doi.org/10.1016/j.aeue.2021.153647>. Repéré à <https://www.sciencedirect.com/science/article/pii/S1434841121000443>
- Kang, S., Kim, U., & Kim, J. (2015). A Multi-Mode Multi-Band Reconfigurable Power Amplifier for 2G/3G/4G Handset Applications. *IEEE Microwave and Wireless Components Letters*, 25(1), 49–51. doi: 10.1109/LMWC.2014.2367164
- Kim, U., Kang, S., Kim, J., & Kwon, Y. (2014). A Fully-Integrated Penta-Band Tx Reconfigurable Power Amplifier with SOI CMOS Switches for Mobile Handset Applications. *ETRI Journal*, 36(2), 214–223. doi: <https://doi.org/10.4218/etrij.14.2113.0046>. Repéré à <https://doi.org/10.4218/etrij.14.2113.0046>
- Bahloul, D., & Kouki, A. B. (2020). LTCC-Based Fluidic Tuners for Low Microwave Frequency Reconfigurable Circuits. *IEEE Transactions on Microwave Theory and Techniques*, 68(8), 3308–3317. doi: 10.1109/TMTT.2020.2999529
- Morishita, A. M., Dang, J. H., Gough, R. C., Ohta, A. T., & Shiroma, W. A. (2015). A tunable amplifier using reconfigurable liquid-metal double-stub tuners. Dans *2015 Texas Symposium on Wireless and Microwave Circuits and Systems (WMCS)* (pp. 1–4). doi: 10.1109/WMCaS.2015.7233202
- Rebeiz, G. M. (2003). *RF MEMS: Theory, Design, and Technology*. John Wiley & Sons, Inc.

- Ferris, P., Tant, G., Giry, A., Arnould, J. D., & Fournier, J. M. (2016). A 130-nm SOI CMOS reconfigurable multimode multiband power amplifier for 2G/3G/4G handset applications. Dans *2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)* (pp. 254–257). doi: 10.1109/RFIC.2016.7508299
- Yazdani, F., & Mansour, R. R. (2017). Realizing reconfigurable stub impedance matching networks using MEMS switches. Dans *2017 12th European Microwave Integrated Circuits Conference (EuMIC)* (pp. 341–344). doi: 10.23919/EuMIC.2017.8230728
- Vähä-Heikkilä, T., & Rebeiz, G. M. (2004). A 4–18-GHz reconfigurable RF MEMS matching network for power amplifier applications. *International Journal of RF and Microwave Computer-Aided Engineering*, *14*(4), 356–372. doi: <https://doi.org/10.1002/mmce.20021>. Repéré à <https://doi.org/10.1002/mmce.20021>
- Vaha-Heikkila, T., Varis, J., Tuovinen, J., & Rebeiz, G. M. (2005). A 20-50 GHz RF MEMS single-stub impedance tuner. *IEEE Microwave and Wireless Components Letters*, *15*(4), 205–207. doi: 10.1109/LMWC.2005.845690
- Okocha, J., & Rudolph, M. (2022). A Compact Wide Coverage 0.7-1.5 GHz MEMS-based Impedance Tuner. Dans *2022 14th German Microwave Conference (GeMiC)* (pp. 25–28).
- Fouladi, S., Domingue, F., Zahirovic, N., & Mansour, R. R. (2010). Distributed MEMS Tunable Impedance-Matching Network Based on Suspended Slow-Wave Structure Fabricated in a Standard CMOS Technology. *IEEE Transactions on Microwave Theory and Techniques*, *58*(4), 1056–1064. doi: 10.1109/TMTT.2010.2042511
- Fall, M., Fouladi, S., Domingue, F., Dieppedale, C., Reig, B., & Mansour, R. R. (2013). High capacitance ratio RF MEMS dielectric-less switched capacitor. Dans *2013 European Microwave Conference* (pp. 1327–1330). doi: 10.23919/EuMC.2013.6686910
- Vaha-Heikkila, T., & Rebeiz, G. M. (2004). A 20-50 GHz reconfigurable matching network for power amplifier applications. Dans *2004 IEEE MTT-S International Microwave Symposium Digest (IEEE Cat. No.04CH37535)* (Vol. 2, pp. 717–720 Vol.712). doi: 10.1109/MWSYM.2004.1339059
- Nasr, I., Nehring, J., Aufinger, K., Fischer, G., Weigel, R., & Kissinger, D. (2014). Single- and Dual-Port 50-100-GHz Integrated Vector Network Analyzers With On-Chip Dielectric Sensors. *IEEE Transactions on Microwave Theory and Techniques*, *62*(9), 2168–2179. doi: 10.1109/TMTT.2014.2337264
- Kissinger, D., Kaynak, M., & Mai, A. (2022). Integrated Millimeter-Wave and Terahertz Analyzers for Biomedical Applications. *IEEE Transactions on Microwave Theory and Techniques*, *70*(11), 5141–5158. doi: 10.1109/TMTT.2022.3185053

- Staszek, K. (2021). Balanced Six-Port Reflectometer With Nonmatched Power Detectors. *IEEE Transactions on Microwave Theory and Techniques*, 69(11), 4869–4878. doi: 10.1109/TMTT.2021.3101701
- Wan, K., Huang, J., Liu, X., & Zhu, S. (2025). Sensitivity-Enhanced Multiport-Network-Based Sensor for Moisture Detection in Lubricant Oil. *IEEE Transactions on Microwave Theory and Techniques*, 73(5), 2739–2751. doi: 10.1109/TMTT.2024.3492186
- Avci, M. E., & Ozev, S. (2023). Low-Overhead RF Impedance Measurement Using Periodic Structures. *IEEE Transactions on Microwave Theory and Techniques*, 71(10), 4471–4482. doi: 10.1109/TMTT.2023.3257641
- Donahue, D. T., Falco, P. E. d., & Barton, T. W. (2020). Power Amplifier With Load Impedance Sensing Incorporated Into the Output Matching Network. *IEEE Transactions on Circuits and Systems I: Regular Papers*, 67(12), 5113–5124. doi: 10.1109/TCSI.2020.2999019
- Shihe, L., & Bosisio, R. G. (1982). Calibration of Multiport Reflectometers by Means of Four Open/Short Circuits. *IEEE Transactions on Microwave Theory and Techniques*, 30(7), 1085–1090. doi: 10.1109/TMTT.1982.1131200
- Chang, K., Li, M. Y., & Sauter, T. H. (1990). Low-cost microwave/millimeter-wave impedance measuring scheme using a three-probe microstrip circuit. *IEEE Transactions on Microwave Theory and Techniques*, 38(10), 1455–1460. doi: 10.1109/22.58685
- Laemmle, B., Schmalz, K., Scheytt, J. C., Weigel, R., & Kissinger, D. (2013). A 125-GHz Permittivity Sensor With Read-Out Circuit in a 250-nm SiGe BiCMOS Technology. *IEEE Transactions on Microwave Theory and Techniques*, 61(5), 2185–2194. doi: 10.1109/TMTT.2013.2253792
- Philippe, B., & Reynaert, P. (2019). An F-Band S_{11} -Probe Standing Wave Detector for Complex Reflection Coefficient Measurements in 40-nm CMOS. *IEEE Transactions on Microwave Theory and Techniques*, 67(10), 4278–4286. doi: 10.1109/TMTT.2019.2932981
- Mohamed, H. S., & Kouki, A. B. (2019). 3D Reflectometer Design for Embedded RF Vector Measurement. Dans *2019 92nd ARFTG Microwave Measurement Conference (ARFTG)* (pp. 1–4). doi: 10.1109/ARFTG.2019.8637220
- Domingue, F., Fouladi, S., Kouki, A. B., & Mansour, R. R. (2009). Design Methodology and Optimization of Distributed MEMS Matching Networks for Low-Microwave-Frequency Applications. *IEEE Transactions on Microwave Theory and Techniques*, 57(12), 3030–3041. doi: 10.1109/TMTT.2009.2034218

- Gilasgar, M., Barlabé, A., & Pradell, L. (2020). High-Efficiency Reconfigurable Dual-Band Class-F Power Amplifier With Harmonic Control Network Using MEMS. *IEEE Microwave and Wireless Components Letters*, *30*(7), 677–680. doi: 10.1109/LMWC.2020.2994373
- Fontana, A., Cheng, S. M., & Psychogiou, D. (2025). Reconfigurable and Highly-Miniaturized Low-Noise Amplifiers Based on Tunable Filtering Loads. *IEEE Access*, *13*, 51718–51728. doi: 10.1109/ACCESS.2025.3548311